


65535 **High Performance** Flat Panel / CRT VGA Controller

- Highly Integrated Design (Flat Panel/CRT Controller, RAMDAC, Clock Synthesizer, nonmultiplexed bus, direct panel drive)
- Integrated Interface for Multiple Bus Architec-
 - Local Bus (32-bit 386/486 or 16-bit 386SX) (including VL-Bus compatibility)
 - ÈISA/ISĂ (PC/AT) Bus
- Flexible display memory configurations:
 - One 256Kx16 DRAM (512KB)
 - Two 256Kx16 DRAMs (1MB)
 - Four 256Kx4 DRAMs (512KB)
- VGA Flat Panel subsystem with Color STN-DD Simultaneous Display capability implemented with single 256Kx16 DRAM
- Acceleration Linear ■ Programmable memory addressing feature provides ability to "linearly map" video memory thus overcoming paging and I/O bottlenecks. High performance Linear Acceleration drivers are available for popular application programs such as Windows.
- Interface to CHIPS' PC Video 69001A (82C9001A) and 69003/4 Video Windowing Controllers to display "live" video or specialized video overlay on Flat Panel displays
- Supports LCD, Electro Luminescent (EL), and Gas Plasma panels to 1280 x 1024 resolution
- Supports non-interlaced CRT monitors with resolutions up to 1024 x 768, 256 colors
- Hi-color display capability (16 bits per pixel) with on-chip palette on Flat Panels and CRT monitors up to 640x480 resolution

- Direct interface to Color and Monochrome Dual Panel / Dual Drive (DD) and Single Panel / Single Drive (SS) panels (supports 8, 9, 12, 15, and 18-bit data interfaces)
- Advanced Power Management features minimize power consumption during:

 - Normal OperationStandby (Sleep) ModesPanel-Off Power-Saving Mode
- Flexible on-board Activity Timer facilitates ordered shut-down of the display system with optional backlight shutdown or 65535 entering low power Panel-off mode with Flat Panel powered down
- Mixed 3.3V / 5.0V ±10% Operation
- Power Sequencing control outputs regulate application of Bias voltage, +5V to the Panel and +12V to the inverter for Backlight operation
- High Performance resulting from Zero Wait-State writes (write buffer) and minimum Wait-State reads (internal Asynchronous FIFO design)
- SMARTMAPTM intelligent Color-to-Gray-Scale Conversion enhances text legibility
- Text Enhancement feature improves white text contrast on Flat Panel displays
- Fully Compatible with IBMTM VGA and Enhanced Backward Compatibility with EGA, CGA, Hercules™, & MDA without using NMIs
- EIAJ-standard 160-pin Plastic Flat Pack
- Chip Pinouts optimized for PCB Layout



System Diagram



Revision History

Revision	Date	By	Comment
0.1	12/92	SV/JS	Internal Review - Rough Draft
0.2	2/93	BD/AT	Revised Introduction Section
0.3	5/93	DH/JS	Added VGA Registers, Programming, Panel Timing, Application Schematics, Panel Interfaces, and Electrical Specifications
1.0	6/93	DH	Official Release
2.0	3/94	JS/BB/DH	Removed references to 24bpp True-Color support from features list & intro Moved Standby Mode Signal Status tables from Intro. to Pin Description Fixed typo in configuration pin table (AA0 & AA1 in 1.0 Data Sheet pg 23) Added CRT Power Management section to intro (DPMS support) Updated Supported Video Modes table
			Changed pin name: pin 104 AA4 (CFG4) (EV#) Changed bus config pin names: BRDY# to LRDY# & BLAST# to GND Made same changes in Pin Descriptions section Removed PI & MC pin descriptions (no longer supported)
			All 'Reserved' notation changed to 'Reserved (0)' in Registers section Changed M2D6 to M3D6 and M3D2 to M2D2 in GR05 Changed Config Register XR01 (assigned CFG4; other misc changes made) Added XR03, XR29, and XR73 register definitions Added bit descriptions to Software Flags Registers 0 & 2 (XR0F & XR44) Changed Panel Format Register 2 (XR4F) to match 65540 Data Sheet Changed name of XR53 to 'Panel Format Register 3' to match 65540 Edited Panel Power Sequencing Delay Register (XR5B) Fixed definitions of XR5C bit-0 and XR05 bits 1-2 Added XR0B bit-3 definition
			Added 'Functional Description' section Added 'Panel Timing' section Fixed programming parameters for some panels
			Changed Bus Interface Application Schematics - ADDHI, LRDY#, BLAST#, & RDYRTN# connections Removed PI & MC bus interface schematics Changed Panel/CRT Output Application Schematic - Added VESA Display Data Channel (DDC) connections - Changed RSET Value from 383 to 270 ohms - Fixed typo on connector pin J3-40 Fixed typos in PC-Video Interface Application Schematic
			Updated Panel Interface Schematics & added worksheet parameter tables Fixed Monochrome SS 8-bit panel interface schematics Modified Timing Section Operating & standby current specifications added Local Bus section rewritten ALE Timing added to ISA PI & MC Bus timing removed Clock Timing modified

Parameters added to RESET timing Changed RESET timing in Electrical Specifications

Clock Timing modified



Table of Contents

Section	<u>Page</u>	Section	<u>Page</u>
Introduction	. 7	Pinouts	. 23
Minimum Chip Count/ Board Space Display Memory Interface CPU Bus Interface High Performance Features PC Video / Overlay Support Display Interface Flat Panel Displays	. 8 . 9 . 9 . 9 . 10 . 10	Pin Diagram Pin List Pin Descriptions - System Bus Interface Pin Descriptions - Display Memory Pin Descriptions - Flat Panel Interface Pin Descriptions - CRT Interface & Clock Pin Descriptions - Power & Ground	. 24 . 25 . 28 . 30 . 31
Panel Power Sequencing	. 10 . 13 . 13 . 13 . 13 . 13	Register and Port Address Summaries I/O Map	. 33 . 34 . 34 . 34 . 35
Vertical and Horizontal Compensation Advanced Power Management	14 15	Extension Registers	
Normal Operating Mode	15 15 15 15 15	Global Control (Setup) Registers	. 43 . 45 . 47 . 51
CPU Activity Indicator / Timer Full Compatibility	16 16	Attribute Controller and VGA Color Palette RegistersExtension Registers	
Extension Registers		Functional Description	. 135
Alternate Panel Timing Registers Context Switching	16 16	Clock SynthesizerVGA Color Palette DAC	. 135 . 139
Reset, Setup, and Test Modes Reset Mode Setup Mode Tri-State Mode	17 17	Flat Panel Timing Overview	141
ICT (In-Circuit-Test) Mode Chip Architecture Sequencer CRT Controller Graphics Controller Attribute Controller VGA Color Palette / DAC Clock Synthesizer	17 18 18 18 18 18 18 18	Pancl Size	141 141 142 143 144
Configuration Inputs	20 20 20 20	1 IACI TIIIIII Diagianis	173



Table of Contents

<u>Section</u>	<u>Page</u>	Section	Page
Programming and Parameters	157	Electrical Specifications	. 209
General Programming Hints Extension Register Values	157 158	Absolute Maximum Conditions	. 209
Application Schematic Examples	171	DAC CharacteristicsDC Characteristics	210
Interface to ISA Bus	172	DC Drive Characteristics	210
Interface to 486SLC/386sx Local Bus Interface to 486 16-Bit Local Bus		AC Test ConditionsAC Characteristics	210
Interface to 486 32-Bit Local Bus	175	Clock Generator	211
Display Memory Interface (256Kx16-20 Display Memory Interface (256Kx16-2)		Reset Timing Local Bus Timing	212
Display Memory Interface (256Kx4)	178	ISA Bus Timing	217
CRT / Panel Interface PC-Video Interface	179	DRAM TimingCRT Output Timing	218 222
Panel Interface Examples	181	Panel Output Timing	223
Plasma / EL Panels		Mechanical Specifications	225
LCD DD PanelsActive Color (TFT) PanelsPassive Color (STN) Panels	185 194 198	Plastic 160-PFP Package Dimensions	225
Passive Color (STN-DD) Panels	201		



List of Tables

Table	Page	<u>Table</u>	Page
Supported Display Memory Options		Parameters	
& Display Resolutions	8	Extension Reg Values for Initial Boot	159
Supported ČPU/Bus Options	9	Parameters for Emulation Modes	
Supported Video Modes - VGA	11	Tarameters for Emulation Modes	100
Supported Video Modes - Extended	12	Parameters - Monochrome LCD	
Supported Video Modes - High Refresh	12	LCD-DD	161
Vcc Pin to Interface Pin Correspondence	15	LCD-DD &Simultaneous CRT	162
Reset/Setup/Test/Standby/Panel-Off Modes	17	Danamatana Astiva Colon	
Configuration Pin Summary - CFG0-7	20	Parameters - Active Color	162
Configuration Pin Summary - Bus Config	20	Color TFTColor TFT & Simultaneous CRT	164
Configuration Pin Summary - BCFG0-2	20	Color 1F1 & Simultaneous CR1	104
•		Parameters - Passive Color	
Pin List	24	STN-SS 16-bit (4-bit Pack)	165
		STN-SS 16-bit (4-bit Pack) & CRT	
System Bus Interface Pin Descriptions	25	STN-DD 8-bit w/out FA (Panel Only)	
Display Memory Interface Pin Descriptions	28	STN-DD 16-bit w/FA (Panel&CRT)	
Flat Panel Interface Pin Descriptions	30		
Pixel Output Pin Function Summary	30	Parameters - Other	
CRT Interface & Clk Synth Pin Descriptions.	31	Plasma 16-Gray-Level	
Standby Mode Panel Output Signal Status		EL 16-Gray-Level	170
Standby Mode CPU, Memory, and Clock			
Output Signal Status	31	Panel Interface Example Summary	
Power & Ground Pin Descriptions		Panel Connector Pinouts & Functions	182
I/O Map	33	Electrical Specifications	
Register Summary - CGA/MDA/Herc Modes	34	Absolute Maximum Conditions	200
Register Summary - EGA Mode	34	Named Operating Conditions	209
Register Summary - VGA Mode	34	Normal Operating Conditions	209
Register Summary - Indexed Registers		DAC Characteristics	
Register Summary - Extension Registers		DC Characteristics	
Tropistor Summary Zinonoron respiration		DC Drive Characteristics	
Register List - Setup Registers	41	AC Test Conditions	210
Register List - General Control & Status	–	AC Timing Characteristics	211
Register List - CGA/Hercules Registers		Clock Generator	
Register List - Sequencer		Reset	212
Register List - CRT Controller	51	Local Bus Clock	
Register List - Graphics Controller		Local Bus Input Setup & Hold	214
Register List - Oraphics Controller Register List - Attribute Controller	. 05	Local Bus Output Valid	215
and VGA Color Palette	. 73	Local Bus Float Delay	216
Register List - Extension Registers		ISA Bus	. 217
Register List - Extension Registers	. 1)	DRAM Read / Write	218
		DRAM CBR Refresh	. 221
		DRAM Self Refresh	
		CRT Output	. 222
		Danal Outnut	ファス



List of Figures

Figure	Page	Figure	Page
Introduction		Panel Interface	
System Diagram	18	Matsushita S804(Plasma-16) Sharp LJ64ZU50(EL-16) Epson EG-9005F-LS(LCD DD) Citizen G6481L-FF(LCD DD)	184 185
Pinouts		Sharp LM64P80(LCD DD)	187
Pinout Diagram	23	Sanyo LCM-6494-24NTK(LCD DD) Hitachi LMG5364XUFC(LCD DD) Sanyo LCN-5491-24NAK(LCD DD)	189
Functional Description Clock Register Structure Clock Synthesizer PLL Block Diagram Clock Synthesizer Decoupling	135	Epson ECM-A9071	191 192 193
Clock Synthesizer PCB Layout Color Palette / DAC Block Diagram	138	Sharp LQ9D011(Color TFT) Toshiba LTM-09C015-1(Color TFT) Sharp LQ10D311(Color TFT)	196
Panel Timing		Sharp LM64C031(Color STN)	198
Mono 16-Gray-Level EL/Plasma 8Bit Intfc Monochrome LCD DD 8-Bit Interface Monochrome LCD DD 16-Bit Interface Color LCD TFT 9/12/15-Bit Interface Color LCD TFT 18-Bit Interface Color LCD STN 8-Bit (x4bP) Interface Color LCD STN 16-Bit (4bP) Interface Color LCD STN-DD 8-Bit (4bP) Intfc FA Color LCD STN-DD 16Bit (4bP) Intfc FA. Color LCD STN-DD 16Bit (4bP) Intfc FA. Color LCD STN-DD 16Bit (4bP) Intfc	146 147 148 149 150 151 152 153 154 155 156	Sanyo LM-CK53-22NEZ(Color STN) Sanyo LCM5327-24NAK(Color STN) Kyocera KCL6448(Color STN DD) Hitachi LMG9720XUFC(Color STN DD) Sharp LM64C08P(Color STN DD) Sanyo LCM-5331-22NTK(Color STN DD) Hitachi LMG9721XUFC(Color STN DD) Toshiba TLX-8062S-C3X(Color STN DD) Optrex DMF50351NC-FW(Color STN DD)	199 200 201 202 203 204 205 206
Application Schematic Examples		Clock TimingReset Timing	211 212
EISA/ISA (PC) Bus	173	Local Bus Clock Timing Local Bus 2X Clock Synch Timing Local Bus Input Setup & Hold Timing Local Bus Output Valid Timing	213 213 214 215
Display Memory (256Kx4 DRAMs)	178	ISA Bus Cycle Timing	217
CRT / Panel Interface		DRAM Read Cycle Timing DRAM Write Cycle Timing DRAM CBR Refresh Cycle Timing DRAM Self Refresh Cycle Timing	220 221
		CRT Output Signal Timing	222 223
		Mechanical Specifications	
		Plastic 160-PFP Package Dimensions	225



Introduction

The 65535 VGA Flat Panel / CRT controller provides a low-power, minimal chip-count graphics solution for high performance, full-featured notebook and pen-based portable PCs. Through the innovative frame-buffer design, a single 256Kx16 DRAM chip is the only additional component required to implement a complete flat panel graphics subsystem which supports simultaneous flat panel / CRT operation with all panel types including dual scan color STN-DD panels. complete a VGA sub-system can be implemented in less than 2 square inches (1290 sq mm). As an option, the 65535 supports an additional 256Kx16 DRAM, which may be used as additional display memory to support CRT resolutions up to 1024x768 with 256 colors and up to 640x480 with 64K colors (16bpp "high color" modes). The 65535 can directly interface to the 32-bit 486DX/SX and 386DX local bus, 16-bit 386SX local bus, and EISA/ISA buses. The 65535 employs separate address and data buses and direct flat panel drive capability, so that no external buffers are required.

The 65535 employs a number of performance enhancement techniques, including direct 32-bit local bus CPU or 32-bit memory interface capability, an integrated write buffer and FIFO, and linear addressable display memory.

The 65535 supports a wide variety of monochrome and color Single-Panel, Single-Drive (S/S) and Dual-Panel, Dual-Drive (D/D) passive STN-DD and active-matrix TFT / MIM LCDs, EL and plasma panels. The 65535 supports monochrome panels with resolutions up to 1280x1024 16 gray scales or 1024x768 64 gray scales. The 65535 produces up to 226,981 colors on passive STN-DD LCDs, up to 185,193 colors on 512-color active-matrix LCDs, and up to 1,771,561 colors on 4,096-color active-matrix LCDs:

9-bit ' <u>512-Color'</u>	12-bit <u>'4096-Color'</u>	<u>Dither</u>	FRC
512 (8 ³)	4096 (16 ³)	No	No
$3,375(15^3)$	$29,791\ (31^3)^{\dagger}$	No	Yes
$24,389(29^3)$	226,981 (61 ³)	Yes	No
185,193 (57 ³)	$1,771,561 (121^3)^{\dagger}$	Yes	Yes

[†] New capability in 65535, not available in 65530

The 65535 supports 4,096-color active matrix panels with resolutions up to 1280x1024 16 colors

and 1024x768 256 colors. In addition, the 65535 simultaneously displays 64K colors at 640x480 resolution on 18-bit "high color" active-matrix LCDs. The 65535 provides a variety of programmable features to optimize display quality, such as Vertical and Horizontal Compensation, SMARTMAP™, Text Enhancement, three selectable color to gray scale reduction techniques, and a polynomial FRC gray scale algorithm, which reduces flicker on fast response "mouse quick" LCDs without diminishing gray scale linearity.

The 65535 employs a variety of advanced power management features to reduce power consumption of the display subsystem and extend battery life. The 65535's internal logic, memory interface, bus interface and flat panel interface can be independently configured to operate at either 3.3V or 5.0V. The 65535 is optimized for minimum power consumption during normal operation and two power-savings modes – Panel Off and Standby. During Panel Off, the 65535 turns off the flat panel, and the VGA sub-system remains active. The palette may also be automatically shut off during Panel Off mode to further reduce power consumption. During Standby, the 65535's CPU interface is inactive, and the 65535 internal logic is powered down. During Standby mode, the 65535 suspends all CPU, memory and display activities. In this mode, the 65535 places the DRAM in the self-refresh mode of operation, and the 65535's reference clock input can be shut off. The 65535 also supports a programmable activity timer which monitors VGA activity. After all display activity ceases, the timer will automatically shut the panel down by either disabling the backlight or putting the 65535 into Panel Off mode.

The 65535 is fully compatible with the VGA graphics standard at the register, gate, and BIOS levels. The 65535 provides full backwards compatibility with the EGA, CGA, MDA and Hercules graphics standards without using NMIs. CHIPS' and third-party vendors supply fully VGA-compatible BIOS, end-user utilities and drivers for common application programs (e.g., Windows, OS/2, Word Perfect, Lotus, etc.). CHIPS' drivers for Windows include a Big Cursor (to increase the cursor's legibility on monochrome flat panels) and a panning/scrolling driver (to increase performance).



MINIMUM CHIP COUNT / BOARD SPACE

The 65535 provides a minimum chip count/board space, yet highly flexible VGA sub-system. The 65535 integrates a high-performance VGA flat panel/CRT controller, industry-standard RAMDAC, clock synthesizer, monitor sense circuitry and an activity timer in a 160-pin plastic flat pack package. In its minimum configuration, the 65535 requires only a single 256Kx16 DRAM, such that a complete VGA sub-system for motherboard applications can be implemented with just two ICs. This configuration consumes less than 2 square inches (1290 sq mm) of board space and is capable of supporting simultaneous flat panel/CRT display requirements while directly interfacing to a 32-bit local bus. As an option, a second memory chip may be implemented to increase performance (via a 32bit data path to display memory) and support graphics modes which require more than 512 KBytes of display memory. No external buffers or glue logic are required for the 65535's bus interface. memory interface or panel interface. The 65535 employs separate address and data buses with sufficient drive capability, such that the bus can be driven directly. The 65535 also provides up to 18 bits of panel data with sufficient drive capability such that virtually all flat panels can be driven directly.

DISPLAY MEMORY INTERFACE

The 65535 supports multiple display memory configurations, providing the OEM with the flexibility to use the same VGA controller in several designs with differing cost, power consumption and performance criteria. The 65535 supports the following display memory configurations:

- One 256Kx16 DRAM (512 KBytes)
- Two 256Kx16 DRAMs (1 MBytes)
- Four 256Kx4 DRAMs (512 KBytes)

Implementing the 65535 with a single 256Kx16 DRAM results in a cost-efficient, minimum-chip-count / board-space display sub-system. In this configuration, the 65535 supports standard and SuperVGA resolution modes on a flat panel or external CRT monitor. (Alternatively, four 256Kx4 DRAMs may be used for display memory).

Performance is significantly improved when the 65535 is configured with a 32-bit data path to display memory, which is accomplished by using two 256Kx16 DRAMs. Two 256Kx16 DRAMs support all standard, Super, and Extended VGA resolutions up to 1024x768 8bpp (256 colors) as well as 16bpp "High-Color" up to 640x480.

The table below summarizes the various display memory options and corresponding CRT and flat panel display capabilities.

Display memory control signals are derived from the integrated clock synthesizer's memory clock. The 65535 serves as a DRAM controller for the system's display memory. It handles DRAM refresh, fetches data from display memory for display refresh, interfaces the CPU to display memory, and supplies all necessary DRAM control signals.

The 65535 supports 'two-CAS / one-WE' DRAMs and 'one-CAS / two-WE' 256Kx16 DRAMs. The 65535 supports the self-refresh features of 256Kx16 DRAMs and certain 256Kx4 DRAMs during STANDBY mode, enabling the 65535 to be powered down completely during suspend/resume operation.

Memory Configuration	CRT Resolution	Simultaneous Display	PC Video / Overlay Support
(1) 256Kx16 DRAM	640x400 8bpp	Yes	Yes
(512 KBytes)	640x480 8bpp		
	800x600 8bpp		
	1024x768 4bpp		
(2) 256Kx16 DRAMs	640x480 16bpp	Yes	No
(1 MBytes)	1024x768 8bpp		
	1280x1024 4bpp		

Supported Display Memory Options & Display Resolutions



CPU BUS INTERFACE

The 65535 provides a direct interface to:

- 32-bit 486DX/SX and 386DX local bus
- 16-bit 386SX local bus
- EISA/ISA (PC/AT) bus

Strap options allow the user to configure the chip for the type of interface desired. Control signals for all interface types are integrated on chip. All operations necessary to ensure proper operation in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations, and generation of necessary control signals.

HIGH PERFORMANCE FEATURES

The 65535 includes a number of performance-enhancement techniques including:

- Direct 32-bit local bus CPU support
- 32-bit memory interface with 16-bit local bus
- Integrated write buffer and FIFO
- Linearly addressable display memory

The 65535's 32-bit and 16-bit local bus operation provides significantly higher performance than the slower ISA bus. A 32-bit memory interface limits the CPU data bus to 16-bits. An optional 32-bit interface to display memory provides additional

bandwidth for demanding configurations such as high speed local bus or simultaneous display with dual drive panels. When using an ISA-bus configuration, the 65535's write buffer enables zero waitstate cycle operation. The 65535's internal asynchronous FIFO design provides minimum waitstate reads and fast display updates.

The 65535's linearly addressable display memory allows display memory to be accessed in any area of upper memory up to 1 MByte in size. Software drivers optimized for linearly addressable memory improve video performance as much as 80%. These drivers are available from your local CHIPS sales office.

PC VIDEO / OVERLAY SUPPORT

The 65535 allows 18 bits of external RGB video data to be input and merged with the internal VGA data stream. The 65535 supports two forms of video windowing: (i) color key input and (ii) X-Y window keying. See extension registers XR3A to XR3F for description of the 65535 color keying feature. The X-Y window key input is an alternate function on pin 79 and can be used to position the live video window coordinates. The 65535 can be used in conjunction with Chips and Technologies, Inc. PC-Video products to provide portable multimedia solutions.

CPU Configuration	Memory Configuration	Simultaneous Display	PC Video/ Overlay Support
16-bit EISA/ISA (PC/AT) bus 16-bit 386SX VL bus	16-bit or 32-bit	Yes	Yes for 16-bit memory bus No for 32-bit memory bus
32-bit 486SX VL bus 32-bit 486DX VL bus 32-bit 386DX VL bus	16-bit only	Yes	No

Supported CPU / Bus Options



DISPLAY INTERFACE

The 65535 is designed to support a wide range of flat panel and CRT displays of all different types and resolutions.

Flat Panel Displays

The 65535 supports all flat panel display technologies including plasma, electroluminescent (EL) and liquid crystal displays (LCD). LCD panel interfaces are provided for single panel-single drive (SS) and dual panel-dual drive (DD) configurations. A single panel sequences data similar to a CRT (i.e., sequentially from one area of video memory). In contrast, a dual panel requires video data to be provided alternating from two separate areas of video memory. In addition, a dual drive panel requires the data from the two areas to be provided to the panel simultaneously. Due to its integrated frame buffer and 18-data-line panel interface, the 65535 supports all panels directly. Support for LCD-DD panels does not require external hardware such as a frame buffer. Support for high-resolution, 'high color' flat panels also does not require additional components. The 65535 handles display data sequencing transparently to applications software, providing full compatibility on both CRT and flat panel displays.

9-bit	12-bit		
'512-Color'	<u>'4096-Color'</u>	Dither	FRC
$512(8^3)$	4096 (16 ³)	No	No
3,375 (15 ³)	29,791 (31 ³) [†]	No	Yes
$24,389(29^3)$	226,981 (61 ³)	Yes	No
185,193 (57 ³)	$1,771,561 (121^3)^{\dagger}$	Yes	Yes

New capability in 65535, not available in 65530


There is currently no standard interface for flat panel displays. Interface signals and timing requirements vary between panel technologies and suppliers. The 65535 provides register programmable features to allow interfacing to the widest possible range of flat panel displays. The 65535 provides a direct interface to panels from vendors such as Sharp, Sanyo, Epson, Seiko Instruments, Oki, Toshiba, Hitachi, Fujitsu, NEC, Matsushita/Panasonic and Planar.

PANEL POWER SEQUENCING

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently. The 65535 provides a simple and elegant method to sequence power to the flat panel display during various modes of operation to

conserve power and provide safe operation to the flat panel. The 65535 provides three pins called ENAVEE, ENAVDD and ENABKL to regulate the LCD Bias Voltage (VEE), the driver electronics logic voltage (VDD), and the backlight voltage (BKL) to provide intelligent power sequencing to the panel. The timing diagram below illustrates the power sequencing cycle. In the 65535, the power on/off delay time (TPO) is programmable (with a default of 32 mS).

The 65535 initiates a 'panel off' sequence if the STNDBY# input is asserted (low), or if XR52 bit-4 is set to a '1' putting the chip into Standby mode. The 65530 also initiates a 'panel off' sequence if the chip is programmed to enter 'panel off' mode (by setting extension register XR52 bit-3=1), or if the 'Display Type' is programmed to 'CRT' (extension register XR51 bit-2 transitions from '1' to '0'). The 65535 initiates a 'panel on' sequence if the STNDBY# input is high and the chip is programmed to 'panel on' (XR52 bit-3 transitions from a '1' to '0') and 'flat panel display' (XR51 bit-2 is set to '1').



CRT Displays

The 65535 supports high resolution fixed frequency and variable frequency analog monitors in interlaced and non-interlaced modes of operation. Digital monitor support is also built in.

The 65535 supports resolutions up to 1024x768 256 colors or 640x480 65,536 colors in 1 MByte display memory configurations; 1024x768 16 colors or 640x480 256 colors are supported in 512 KByte display memory configurations. The following tables lists all 65535 CRT monitor video modes.



Supported Video Modes - VGA Standard

						Max MCLK	Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	/ DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz)	(KHz)	(Hz)	Memory	CRT
0+,1+	Text	16	40 x 25	9x16	360x400	56 / 28.322	31.5	70	256 KB	A,B,C
			40 x 25	8x14	320x350	56 / 25.175	31.5	70	256 KB	A,B,C
			40 x 25	8x8	320x200	56 / 25.175	31.5	70	256 KB	A,B,C
2+,3+	Text	16	80 x 25	9x16	720x400	56 / 28.322	31.5	70	256 KB	A,B,C
			80 x 25	8x14	640x350	56 / 25.175	31.5	70	256 KB	A,B,C
			80 x 25	8x8	640x200	56 / 25.175	31.5	70	256 KB	A,B,C
4	Graphics	4	40 x 25	8x8	320x200	56 / 25.175	31.5	70	256 KB	A,B,C
5	Graphics	4	40 x 25	8x8	320x200	56 / 25.175	31.5	70	256 KB	A,B,C
6	Graphics	2	80 x 25	8x8	640x200	56 / 25.175	31.5	70	256 KB	A,B,C
7+	Text	Mono	80 x 25	9x16	720x400	56 / 28.322	31.5	70	256 KB	A,B,C
			80 x 25	9x14	720x350	56 / 28.322	31.5	70	256 KB	A,B,C
			80 x 25	9x8	720x350	56 / 28.322	31.5	70	256 KB	A,B,C
D	Planar	16	40 x 25	8x8	320x200	56 / 25.175	31.5	70	256 KB	A,B,C
Е	Planar	16	80 x 25	8x8	640x200	56 / 25.175	31.5	70	256 KB	A,B,C
F	Planar	Mono	80 x 25	8x14	640x350	56 / 25.175	31.5	70	256 KB	A,B,C
10	Planar	16	80 x 25	8x14	640x350	56 / 25.175	31.5	70	256 KB	A,B,C
11	Planar	2	80 x 30	8x16	640x480	56 / 25.175	31.5	60	256 KB	A,B,C
12	Planar	16	80 x 30	8x16	640x480	56 / 25.175	31.5	60	256 KB	A,B,C
13	Packed Pixel	256	40 x 25	8x8	320x200	56 / 25.175	31.5	70	256 KB	A,B,C

Note: All of the above VGA standard modes are supported directly in the 65535 BIOS (both 32K and 40K BIOS versions). All of the above VGA standard modes are supported at both 3.3V and 5V.

Max MCLK refers to the maximum clock rate required for proper mode operation.

CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.5 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)



Supported Video Modes - Extended Resolution

						Max MCLK	Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	/ DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
20	4 bit Linear	16	80 x 30	8x16	640x480	56 / 25.175	31.5	60	512 KB	A,B,C
22	4 bit Linear	16	100 x 37	8x16	800x600	56 / 40.000	37.5	60	512 KB	в,с
24	4 bit Linear	16	128 x 48	8x16	1024x768	65 / 65.000	48.5	60	00000000	C
24 I						65 / 44.900	35.5	43		B,C
30	8 bit Linear	256	80 x 30	8x16	640x480	56 / 25.175	31.5	60	512 KB	A,B,C
32	8 bit Linear	256	100 x 37	8x16	800x600	65 / 40.000	37.5	60	512 KB	B,C
34	8 bit Linear	256	128 x 48	8x16	1024x768	65 / 65.000	48.5	60	1 MB	С
34 I						65 / 44.900	35.5	43		B,C
40	15bit Linear	32K	80 x 30	8x16	640x480	65 / 50.350	31.5	60	1 MB	A,B,C
41	16bit Linear	64K	80 x 30	8x16	640x480	65 / 50.350	31.5	60	1 MB	A,B,C
60	Text	16	132 x 25	8x16	1056x400	65 / 40.000	30.5	68	256 KB	A,B,C
61	Text	16	132 x 50	8x16	1056x400	65 / 40.000	30.5	68	256 KB	A,B,C
6A, 70	Planar	16	100 x 37	8x16	800x600	56 / 40.000	37.5	60	256 KB	B,C
72, 75	Planar	16	128 x 48	8x16	1024x768	65 / 65.000	48.5	60	512 KB	C
72, 75 I						65 / 44.900	35.5	43		B,C
78	Packed Pixel	16	80 x 25	8x16	640x400	56 / 25.175	31.5	70	256 KB	A,B,C
79	Packed Pixel	256	80 x 30	8x16	640x480	56 / 25.175	31.5	60	512 KB	A,B,C
7C	Packed Pixel	256	100 x 37	8x16	800x600	65 / 40.000	37.5	60	512 KB	B,C
7E	Packed Pixel	256	128 x 48	8x16	1024x768	65 / 65.000	48.5	60	1 MB	C
7E I						65 / 44.900	35.5	43		B,C

Note: Support for the modes in the above table is included directly in the BIOS (both 32K and 40K versions).

The 'I' in the mode # column indicates "Interlaced'.

Max MCLK refers to the maximum clock rate required for proper mode operation.

Supported Video Modes - High Refresh

						Max MCLK	Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	/ DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
12*	Planar	16	80 x 30	8x16	640x480	56/31.500	37.5	75	256 KB	B,C
30	8 bit Linear	256	80 x 30	8x16	640x480	65 / 31.500	37.5	75	256 KB	С
79	Packed Pixel	256	80 x 30	8x16	640x480	65 / 31.500	37.5	75	512 KB	С
6A, 70	Planar	16	100 x 37	8x16	800x600	65 / 49.500	46.9	75	512 KB	C
32	8 bit Linear	256	100 x 37	8x16	800x600	65 / 49.500	46.9	75	1 MB	C
7C	Packed Pixel	256	100 x 37	8x16	800x600	65 / 49.500	46.9	75	1 MB	C

Note: Support for the modes in the above table is included in the 40K version of the BIOS.

Max MCLK refers to the maximum clock rate required for proper mode operation.

CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.5 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

[†] Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation.

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)



Simultaneous Flat Panel / CRT Display

The 65535 provides simultaneous display operation with Multi-Sync variable frequency or PS/2 fixed frequency CRT monitors and single panel-single drive LCDs (LCD-SS), dual panel-dual drive LCDs (LCD-DD), and plasma and EL panels (which employ single panel-single drive interfaces). Single drive panels sequence data in the same manner as CRTs, so the 65535 provides simultaneous CRT display with LCD-SS, Plasma, and EL panels by driving the panels with CRT timing. LCD-DD panels require video data alternating between two separate locations in memory. In addition, a dual drive panel requires data from both locations simultaneously. The 65535 provides simultaneous display with monchrome LCD-DD panels with a single 256Kx16 DRAM.

DISPLAY ENHANCEMENT FEATURES

Display quality is one of the most important features for the success of any flat panel-based system. The 65535 provides many features to enhance the flat panel display quality.

"TRUE-GRAY" Gray Scale Algorithm

proprietary polynomial-based Frame Rate Control (FRC) and dithering algorithm in the 65535's hardware generates a maximum of 61 gray levels on monochrome panels. The FRC technique simulates a maximum of 16 gray levels on monochrome panels by turning the pixels on and off over several frames in time. The dithering technique increases the number of gray scales from 16 to 61 by altering the pattern of gray scales in adjacent pixels. The persistence (response time) of the pixels varies among panel manufacturers and models. By re-programming the polynomial (an 8bit value in Extension Register XR6E) while viewing the display, the FRC algorithm can be adjusted to match the persistence of the particular panel without increasing the panel's vertical refresh rate. With this technique, the 65535 produces up to 61 flicker-free gray scales on the latest fast response "mouse quick" film compensated monochrome STN-DD LCDs. The alternate method of reducing flicker -- increasing the panel's vertical refresh rate -- has several drawbacks. As the vertical refresh rate increases, the panel's power consumption increases, ghosting (cross-talk) increases, and contrast CHIPS' polynomial FRC gray scale decreases. algorithm reduces flicker without increasing the vertical refresh rate.

RGB Color To Gray Scale Reduction

The 24 bits of color palette data from the VGA standard color lookup table (CLUT) are reduced to 6 bits for 64 gray scales via one of three selectable RGB color to gray scale reduction techniques:

- 1) NTSC Weighting: 5/16 Red 9/16 Green 2/16 Blue
- 2) Equal Weighting: 5/16 Red 6/16 Green 5/16 Blue
- 3) Green Only: 6 bits of Green only

NTSC is the most common weighting, which is used in television broadcasting. Equal weighting increases the weighting for Blue, which is useful for Applications such as Microsoft Windows 3.1 which often uses Blue for background colors. Green Only is useful for replicating on a flat panel the display of software optimized for IBM's monochrome monitors which use the six Green bits of palette data.

SmartMapTM

SmartMapTM is a proprietary feature that can be invoked to intelligently map colors to gray levels in text mode. SmartMapTM improves the legibility of flat panel displays by solving a common problem:

Most application programs are optimized for color CRT monitors using multiple colors. For example, a word processor might use a blue background with white characters for normal text, underlined text could be displayed in green, italicized text in yellow, and so on. This variety of colors, which is quite distinct on a color CRT monitor, can be illegible on a monochrome flat panel display if the colors are mapped to adjacent gray scale values. In the example, underlined and italicized text would be illegible if yellow is mapped to gray scale 4, green to gray scale 6 with the blue background mapped to gray scale 5.

SmartMapTM compares and adjusts foreground and background gray scale values to produce adequate display contrast on flat panel displays. The minimum contrast value and the foreground / background gray scale adjustment values are programmed in the 65535's Extension Registers. This feature can be disabled if desired.

Text Enhancement

Text Enhancement is another feature of the 65535 that improves image quality on flat panel displays. When turned "on," the Text Enhancement feature displays Dim White as Bright White, thereby optimizing the contrast level on flat panels. Text Enhancement can be turned "on" and "off" by changing a bit in one of the Extension Registers.



Vertical & Horizontal Compensation

Vertical & Horizontal Compensation are programmable features that adjust the display to completely fill the flat panel display. Vertical Compensation increases the useable display area when running lower resolution software on a higher resolution panel. Unlike CRT monitors, flat panels have a fixed number of scan lines (e.g., 200, 400, 480 or 768 lines). Lower resolution software run on a higher resolution panel only partially fills the useable display area. For instance, 350-line EGA software displayed on a 480-line panel would leave 130 blank lines at the bottom of the display and 400-line VGA text or Mode 13 images would leave 80 blank lines at the bottom. The 65535 offers the following Vertical Compensation techniques to increase the useable screen area:

Vertical Centering displays text or graphics images in the center of the flat panel, with a border of unused area at the top and bottom of the display. Automatic Vertical Centering automatically adjusts the Display Start address such that the unused area at the top of the display equals the unused area at the bottom. Non-Automatic Vertical Centering enables the Display Start address to be set (via programming the Extension Registers) such that text or graphics images can be positioned anywhere on the display.

Line replication (referred to as "stretching") duplicates every Nth display line (where N is programmable), thus stretching text characters and graphic images an adjustable amount. The display can be stretched to completely fill the flat panel area. Double scanning, a form of line replication where every line is replicated, is useful for running 200 line software on a 400 line panel or 480 line software on a 1024 line panel.

Blank line insertion, inserts N lines (where N is programmable) between each line of text characters. Thus text can be evenly spaced to fill the entire panel display area without altering the height and shape of the text characters. Blank line insertion can be used in text mode only.

The 65535 implements the Tall Font[™] scheme so that there are very few blank lines on the flat panel in text modes. For example, using 8x19 font would fill 475 lines on a 480 line panel in VGA mode 3. If extension register XR28 bit-7=0, lines 1, 9, 12 of the 16 line font are replicated to generate 8x19 font. If extension register XR28 Bit-7=1, line 0 is replicated twice and line 15 is replicated once. The Tall Font[™] scheme is implemented in hardware thereby avoiding any compatibility issues.

Each of these Vertical Compensation techniques can be controlled by programming the Extension Registers. Each Vertical Compensation feature can be individually disabled, enabled and adjusted. A combination of Vertical Compensation features can be used by adjusting the features' priority order. For example, text mode vertical compensation consists of four priority order options:

- Double Scanning+Line Insertion, Double Scanning, Line Insertion
- Double Scanning+Line Insertion, Line Insertion, Double Scanning
- Double Scanning+Tall Fonts, Double Scanning, Tall Fonts
- Double Scanning+Tall Fonts, Tall Fonts, Double Scanning

Text and graphics modes offer two Line Replication priority order options:

- Double Scanning+ Line Replication, Double Scanning, Line Replication
- Double Scanning+ Line Replication, Line Replication, Double Scanning

Horizontal Compensation techniques include Horizontal Compression, Horizontal Centering, and Horizontal Doubling. Horizontal Compression will compress 9-dot text to 8-dots such that 720-dot text in Hercules modes will fit on a 640-dot panel. Automatic Horizontal Centering automatically centers the display on a larger resolution panel such that the unused area at the left of the display equals the unused area at the right. Non-Automatic Horizontal Centering enables the left border to be set (via programming the Horizontal Centering Extension Register) such that the image can be positioned anywhere on the display. Automatic Horizontal Doubling will automatically double the display in the horizontal direction when the horizontal display width is equal to or less than half of the horizontal panel size.



ADVANCED POWER MANAGEMENT

Normal Operating Mode

The 65535 is a full-custom, sub-micron CMOS integrated circuit optimized for low power consumption during normal operation. The 65535 provides CAS-before-RAS refresh cycles for the DRAM display memory. The 65535 provides "mixed" 3.3V and 5.0V operation by providing dedicated VCC pins for the 65535's internal logic, bus interface, memory interface, and display interface. If the 65535 internal logic operates at 3.3V then the memory interface, bus interface, and panel interface can independently operate at either 3.3V or 5.0V. Clock VCC must be the same as the VCC of the internal logic. The 65535 provides direct interface to 386DX/SX and 486DX/SX local bus which conserves power when 3.3V microprocessors are used. A flexible clock synthesizer is used to generate independent memory and video The 65535's performance-enhancement features minimize the memory clock frequency (and thus power consumption) required to achieve a given performance level. The 65535's proprietary gray scaling algorithm produces a flicker-free display with a minimum video clock and panel vertical refresh rate. (Note: the power consumption of the controller increases linearly with video clock frequency).

Mixed 3.3V and 5.0V Operation

The 65535 supports operation at either $5.0V \pm 10\%$ or $3.3V \pm 0.3V$. The 65535 also provides "mixed" 5V / 3.3V operation by providing dedicated Vcc pins for the 65535's internal logic, bus interface, memory interface, and display interface. Each dedicated Vcc can be either 5V or 3.3V, such that the 65535 internal logic operates at 3.3V and the various interfaces at either 3.3V or 5V. Clock Vcc must be the same as the Vcc of the internal logic. The following table shows the relationship between the Vcc inputs and the interface pins controlled by each VCC input. In "mixed" voltage mode, the reference VCC input on pin 132 must be 5V (can only be 3.3V if all other VCC inputs are 3.3V).

Vcc Pins	Interface	Pins Affected
62, 139	Internal Logic	
118	Memory	100-131
19, 29	Bus	1-40, 133-153, 159
52	Display	47-76
132	Reference	_
86	Extra	78-99
157, 158	Clock †	155, 156
45	DAC	41,44,46

[†] Must be the same as the Vcc of the internal logic.

When switching from 5V to 3.3V (or vice versa), the clock frequency must be maintained. If switching voltage requires a clock change, the clock must be switched to a lower frequency before switching to a lower voltage. The maximum clock frequency rating for 3.3V operation is 56 MHz.

Power Sequencing During Mixed Voltage Operation

During a power up sequence, the internal logic and internal clock VCCs must be turned on before or at the same time as the rest of the VCCs. During a power down sequence, IVCC and CVCC must be the last VCCs to be turned off. The VCC inputs for the internal DAC, CPU bus and Display bus may be turned off while the VCC inputs to the internal logic remain turned on. In this mode of operation, the internal DAC, CPU bus, and display bus VCC pins are floating.

Panel Off Mode

In 'Panel Off mode, the 65535 turns off the flat panel interface logic. The VGA sub-system remains active, such that the CPU can read/write display memory and I/O registers. The 65535's video clock can be reduced significantly, saving power. Panel Off mode is activated via software (by programming Extended Register XR52 bit-3=1).

Standby Mode

In 'Standby' mode, the 65535 suspends all CPU, memory and display activities. The 65535 places the DRAM in either slow refresh or self-refresh mode of operation, and the 65535's clock can be The VGA sub-system dissipates a minimum amount of power during Standby. Since the 65535 is a fully static device, the contents of the controller's registers and on-chip palette are maintained during Standby. Therefore, Standby mode provides fast Suspend / Resume modes. Standby mode may be activated by forcing the pin low or via software STNDBY# programming XR52 bit-4 = '1'). The state of all 65535 pins during Standby mode is summarized in tables in the pin description section.

CRT Power Management / DPMS

The 65535 supports the VESA DPMS (Display Power Management Signaling) protocol. This includes the ability to independently stop HSYNC and/or VSYNC and hold them at a static level to signal the CRT to enter various power-saving states. Additionally, the RAMDAC may be powered down and the clock frequencies lowered for further power savings.



CPU ACTIVITY INDICATOR / TIMER

The 65535 provides an output pin called ACTI (pin 75) to facilitate an orderly power down sequence. The ACTI output is an active high signal which is driven high every time a valid VGA memory read/write operation or VGA I/O read/write operation is executed by the CPU. This signal may be used by power management circuitry to put the 65535 in Panel Off or Standby power down modes. The 65535 may also evoke its own low power operation by using the activity timer which monitors the ACTI signal. The activity timer will either disable the backlight or evoke Panel Off mode after a specified time interval. This time interval is programmed in 30 second intervals via Extension Register XR5C.

FULL COMPATIBILITY

The 65535 is fully compatible with the IBMTM VGA standard at the hardware, register, and BIOS level. The 65535 also provides enhanced backward compatibility to EGATM, CGATM, HerculesTM, and MDATM standards without using NMIs. These controllers include a variety of features to provide compatibility on flat panel displays in addition to CRT monitors. Internal compensation techniques ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software.

Write Protection

The 65535 has the ability to write protect most of the standard VGA registers. This feature is used to provide backwards compatibility with software written for older generation display types. The write protection is grouped into register sets and controlled by the Write Protect Register (XR15).

Extension Registers

The 65535 employs an "Extension" Register set to control its enhanced features. These Extension Registers provide control of the flat panel interface, flat panel timing, vertical compensation, SMARTMAPTM, and Backwards Compatibility. These registers are always accessible as an index/data register set at port addresses 3D6-3D7h. None of the unused bits in the regular VGA registers are used for extensions.

Panel Interface Registers

The Flat Panel Interface characteristics are controlled by a subset of the Extension Registers. These Registers select the panel type, data formatting, panel configuration, panel size, clock selection and video polarity. Since the 65535 is designed to support a wide range of panel types and sizes, the control of these features is fully programmable. The video polarity of text and graphics modes is independently selectable to allow black text on a white background and still provide normal graphics images.

Alternate Panel Timing Registers

Flat panel displays usually require sync signal timing that is different from a CRT. To provide full compatibility with the IBM VGA standard, alternate timing registers are used to allow independent timing of the sync signals for flat panel displays. Unlike the values programmed into the standard CRT timing registers, the value programmed into the alternate timing registers is dependent on the panel type used and is independent of the display mode.

Context Switching

For support of multi-tasking, windowing, and context switching, the entire state of the 65535 (internal registers) is readable and writable. This feature is fully compatible with IBM's VGA. Additional registers are provided to allow read back of internal latches not readable in the IBM VGA.



RESET, SETUP, AND TEST MODES

Reset Mode

When this mode is activated by pulling the RESET pin high, the 65535 is forced to VGA-compatible mode and the CRT is selected as the active display. In addition, the 65535 is disabled; it must be enabled after deactivating the RESET pin by writing to the Global Enable Register (102h in Setup Mode for ISA bus configurations or to port 3C3h in Local Bus configurations). Access to all Extension Registers is always enabled after reset (at 3D6/3D7h). The RESET pin must be active for at least 64 clock cycles.

Setup Mode

In this mode, only the Global Enable register is accessible. In ISA bus configurations, setup mode is entered by writing a 1 to bit-4 of port 46E8h. This port is incorporated in the 65535. While in Setup mode, the video output is active if it was active prior to entering Setup mode and inactive if it was inactive prior to entering Setup mode. After power up, video BIOS can optionally disable the video 46E8 or 3C3 registers (via XR70) for compatibility in case other non-IBM-compatible peripheral devices use those ports.

Tri-State Mode

In this mode, all output pins of the 65535 chip may be disabled for testing of circuitry external to the chip. The 65535 will enter Tri-State mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (MAD0 pin 114). The 65535 will exit Tri-State mode with the enabling memory data pin (MAD0) high or RESET low.

ICT (In-Circuit Test) Mode

In this mode, all pins of the 65535 chip may be tested individually to determine if they are properly connected. The 65535 will enter ICT mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (a different pin from the one used to enable Tri-state mode: MAD1). In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 48) and proceeding to lower pin numbers around the chip to pin 1 then to pin 160 and ending at VSYNC (pin 50). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time (XTALI last) and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with either of the enabling memory data pins high or RESET low will exit ICT mode. As a side effect, ICT mode effectively Tri-States all pins except VSYNC.

Mode of Operation		STNDBY# Pin	Display Memory Access	Video Output
Reset	High	xxx		
Setup			No	Yes
Test			No	Yes
Standby	Low	Low	No	No
Panel Off	Low	High	Yes	No
	ibinations of	f pin levels not s ed.	hown above a	re illegal and

Reset / Setup / Test / Standby / Panel Off Mode Summary



CHIP ARCHITECTURE

The 65535 integrates six major internal modules:

Sequencer

The Sequencer generates all CPU and display memory timing. It controls CPU access of display memory by inserting cycles dedicated to CPU access. It also contains mask registers which can prevent writes to individual display memory planes.

CRT Controller

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.

Graphics Controller

The Graphics Controller interfaces the 8, 16, or 32-bit CPU data bus to the 32-bit internal data bus used by the four planes (Maps) of display memory. It also latches and supplies display memory data to the Attribute Controller for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller can also perform any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

Attribute Controller

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and 16 color


graphic modes the 4-bit pixel data acts as an index into a set of 16 internal color look-up registers which generate a 6-bit color value. Two additional bits of color data are added to provide an 8-bit address to the VGA color palette. In 256-color modes, two 4-bit values may be passed through the color look-up registers and assembled into one 8-bit video data value. In high-resolution 256-color modes, an 8-bit video data value may be provided directly, bypassing the attribute controller color lookup registers. Text and cursor blink, underline and horizontal scrolling are also the responsibility of the Attribute Controller.

VGA / Color Palette DAC

The 65535 integrates a VGA compatible triple 6-bit Color Lookup Table (sometimes referred to as a "CLUT" or just "LUT") and high speed 6/8-bit DACs. Additionally true color bypass modes are supported displaying color depths of up to 24bpp (8-red, 8-green, 8-blue). The palette DAC can switch between true color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true color bitmap which may overlay on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is handled by holding RDY in the ISA configuration and by delaying RDY# for VL-Bus and local bus interfaces.

Extended RAMDAC display modes are selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-red, 5-green, 5-blue Targa format and 5-red, 6-green, 5-blue XGA format. The internal Palette / DAC may also be disabled via the Palette Control Register (XR06).



Revision 2.0




Clock Synthesizer

An integrated dual clock synthesizer supports all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 65535. A block diagram of the dual clock synthesizer section is shown in the figure below. Each clock synthesizer may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock (refer to "Electrical Specifications" for 3.3V and 5V operation) in increments not exceeding 0.5%. The frequencies are generated by an 18-bit divisor word. This value contains divisor fields for the Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control blocks. The divisor word for both synthesizers is programmable via the Clock Control Extension Registers (XR30:32).

VCLK always has three registers from which to select its frequency. This duplication is required for VGA compatibility. CLK0 and CLK1 are fixed at the VGA compatible frequencies 25.175MHz and 28.322MHz respectively. These values can not be changed unlike CLK2 which is fully programmable. The active VCLK register set is selected by the clock select bits in the VGA "Miscellaneous Output Register".

A more detailed description of the operation and programming of the clock synthesizer block is given in the Functional Description section of this document.





CONFIGURATION INPUTS

The 65535 can read up to twelve configuration bits. These signals are sampled on the memory address bus AA0-AA8 (CFG0-8) and on pins 38-40 (BCFG2-0) on the falling edge of RESET. The 65535 implements pull-up resistors on-chip on all configuration input pins.

65535 Pin #	Signal	Active	Functionality
100	LB#	Low	Bus Configuration
101	ISA#	Low	Bus Configuration
102	2X#	Low	2x CPU Clock Select
103	RC#	Low	ROMCS# is output
104	EC#	Low	Ext Clk Src Select
105	OS#	Low	External Osc Select
106	undefined	Low	Reserved
107	TS#	Low	Test Mode Disable
108	LV#	Low	Low Voltage Select

In the default configuration, the 65535 is set for Auto Select for the bus interface. However, if the user wishes to force a certain option, then a 4.7k ohm resistor may be used to pull-down the desired configuration pin:

ISA# (AA1) Pin 101	LB# (AA0) Pin 100	Functionality
Low	Low	Reserved
Low	High	ISA Bus
High	Low	Reserved
High	High	Autoselect

For autoselection, the state of the pins 38-40 during RESET determine the local bus type as follows:

BCFG2 Pin 40	BCFG1 Pin 39	BCFG0 Pin 38	Bus Functionality
Low	don't care	don't care	Reserved
High	Low	Low	386-32 bit
High	Low	High	386-16 bit
High	High	Low	486-32 bit
High	High	High	486-16 bit

AA2 determines the CPU clock rate for purposes of local bus implementation (0=2x CPU clock, 1=1x CPU clock). AA3, when forced low during RESET, enables ROMCS# (a decode for the C0000 address range) to be output on ZWS# (pin 38). AA4 determines whether the internal VCO is enabled or not (0=disabled, 1=enabled).

AA5, if forced to 0, indicates that a reference frequency of 14.414 MHz is forced on pin 155.

AA6 and AA7 are reserved. AA8, when forced low, selects 3.3V level of operation for the internal logic and the clock core.

VIRTUAL SWITCH REGISTER

The 65535 implements a 'virtual switch register'. In 'EGA' mode, the sense bit of the Feature control register (3C2 bit 4) may be set up to read a selected bit from the 'virtual switch register' (an extension register set up by BIOS at initialization time) instead of reading the state of the SENSE pin (or internal comparator output). This reduces overall video subsystem chip count by eliminating the external multiplexers otherwise required on the sense pin to implement TTL monitor support.

LIGHT PEN REGISTERS

In the CGA and Hercules modes, the contents of the Display Address counter are saved at the end of the frame before being reset. The saved value can be read in the CRT Controller Register space at indices 10h and 11h. This allows simulation of a light pen hit in CGA and Hercules modes.

BIOS ROM INTERFACE

In typical ISA bus applications, the 65535 is placed on the motherboard and the video BIOS is integrated with the system BIOS (in Local Bus systems, the video BIOS is <u>always</u> included in the system BIOS). A separate signal (ROMCS#) can be generated on the ZWS# pin for <u>ISA bus</u> or may be created external to the 65535 for implementing a separate external ROM BIOS.

Typically, an 8-bit BIOS is implemented with one external ROM chip. A 16-bit dedicated video BIOS ROM could be implemented with the 65535 if required using two BIOS ROM chips, an external PAL, and a 74LS244 buffer. However, a higher-performance and lower-cost video system will result from implementation of the video BIOS as either an 8-bit dedicated video BIOS ROM or as part of the system BIOS and having the video BIOS be copied into system RAM by the system BIOS on startup.

Chips and Technologies, Inc. supplies a video BIOS that is optimized for the 65535 hardware. The BIOS supports the extended functions of the 65535, such as switching between the flat panel and the CRT, SMARTMAP™, Vertical Compensation, and palette load/save. The BIOS Modification Program (BMP) enables OEMs to tailor their feature set by programming the extended functions. CHIPS offers the BIOS as a standard production version, a customized version, or as source code.



PACKAGE

The 65535 is available in a EIAJ-standard 160-pin plastic flat pack with a 28 x 28 mm body size and 0.65 mm (25.6 mil) lead pitch.

APPLICATION SCHEMATIC EXAMPLES

Eventually, this document will include application schematic examples of the following:


- 1. Bus Interface 16-bit EISA/ISA Bus Bus Interface 16-bit Micro Channel Bus
 - Bus Interface 16-bit x86 SL PI Bus
 - Bus Interface 16-bit 386SX/486SLC Local Bus
 - Bus Interface 16-bit 486 Local Bus
 - Bus Interface 32-bit 486 Local Bus
- 2. Memory Interface 256Kx16 DRAMs (2C)
 - Memory Interface 256Kx16 DRAMs (2W)
 - Memory Interface 256Kx4 DRAMs
- 3. CRT / Panel Interface PC-Video Interface



PAGE(S) INTENTIONALLY BLANK

Revision 2.0 22 65535





Revision 2.0



Pin Nan	ne	Pin	# Dir	r Drive	Pin Nan	ne	Pin i	† Dir	Drive	Pin Nan	ie		Pin #	Dir	Drive
A2		135			D0		31		4mA	MBD0	(VB2)	(D16)	82	I/O	4mA
A3 A4		136			D1		30	I/O	4mA	MBD1	(VB3)	(D17)	84	I/O	
A4 A5		137 138			D2 D3		28 27		4mA 4mA	MBD2 MBD3	(VB4) (VB5)	(D18) (D19)	85 87	I/O I/O	
A6		140			D4		26	1/0	4mA	MBD3	(VG0)	(D20)	88	I/O	
A7		141			D5		25	I/O	4mA	MBD5	(VG1)	(D21)	89	I/O	
A8 A9		143 144			D6 D7		24		4mA	MBD6	(VG2)	(D22)	90	I/O	
A10		144			D8		23 21		4mA 4mA	MBD7 MBD8	(VG3) (VG4)	(D23) (D24)	91 92	I/O I/O	
A11		146			D9		20		4mA	MBD9	(VG4) (VG5)	(D24) (D25)	93	I/O	
A12		147			D10		18		4mA	MBD10	(VR0)	(D26)	94	I/O	
A13 A14		148 149			D11 D12		17		4mA	MBD11		(D27)	95		4mA
A15		150		_	D13		16 15		4mA 4mA	MBD12 MBD13	` ,	(D28) (D29)	96 97	I/O I/O	
A16		151	In		D14		14		4mA	MBD14		(D30)	98	I/O	
A17	[LA17]	152		_	D15		13	I/O	4mA	MBD15		(D31)	99	I/O	
A18 A19	[LA18] [LA19]	153 1	In In		DGND	(Display)	49			MGND	(Mamanu	N	115		
A20	[LA20]	2	In		DVCC	(Display)	52	_	_	MIO#	(Memory [AEN])	115 10	In	_
A21	[LA21]	3	In	_						MVCC	(Memory)	118		_
A22 A23	[LA22] [LA23]	4 5	In In		ENAVDI		48		8mA	OFT.	(DOEGL)	D 4001 (11)	•	_	
1023	[LAZ3]	,	111		ENAVE	E (ENABKL)	47	Out	8mA	OEH# OEL#	(BCFGI)	[MCS16#]	39 38		12mA 12mA
AA0	(CFG0) (LB#)	100		4mA	FLM		53	Out	8mA	İ	(10)	[21,011]	<i>5</i> 0	Jul	LLIIIA
AA1	(CFG1) (ISA#)		I/O							P0			57		8mA
AA2 AA3	(CFG2) (2X#) (CFG3) (RC#)		I/O I/O		GND GND		12 77		_	P1 P2			58		8mA
AA4	(CFG4) (EC#)	104					, ,	_		P3			60 61		8mA
AA5	(CFG5) (OS#)			4mA	GREEN		44	Out	— I	P4			63		8mA
AA6 AA7	(CFG6) (reserved)	106			LICVNC		6 1	Α.	,, ,	P5			64		8mA
AA8	(CFG7) (TS#) (CFG8) (LV#)	108	I/O I/O	4mA 4mA	HSYNC		51	Out	12mA	P6 P7			65 66		8mA
AA9	(32KHZ)	109		4mA	IGND	(Internal Logic)	59	_		P8	(SHFCLK	U)	67		8mA
, DDIII			_		IGND	(Internal Logic)	142	_	-	P9		- /	68		8mA
ADDHI		6	In	_	IVCC IVCC	(Internal Logic) (Internal Logic)	62 139		-	P10			69		8mA
AGND		42		_	livee	(Internal Logic)	139	_		P11 P12			70 71		8mA
					LCLK	[IORD#]	35	In	[P13			72		8mA
ADS#	[ALE]	9	In		LDEV#	[IOWR#]	36		12mA	P14			73		8mA
AVCC		45		_	LRDY#	[RDY]	37	Out	12mA	P15 P16	(ACTI)	(GPIO0)	74 75		8mA 8mA
}					LP	(BLANK#) (DE)	54	Out	8mA	P17	(ENABKI		76		8mA
BE0# BE1#	[A0]	133	In		M	(BLANK#) (DE)	55	Out	8mA						
BE2#	[BHE#] [A1]	8 134	In In	_	MAD0	(TSENA#)	114	I/O	2mA	RASA# RASB#	(DCLV)		110 78		4mA
BE3#	[RFSH#]	7	ln	_	MAD1	(ICTENA#)			2mA	KASB#	(FCLK)		10	Out	4mA
DLL			_		MAD2	,	117	I/O	2mA	RD#	[MEMR#]		33	In	
BLUE		43	Out	_	MAD3 MAD4				2mA	RED			47	Λ.	
BGND	(Bus)	22	_	_	MAD5				2mA 2mA	RESET			46 159		
BGND	(Bus)	32	_	_	MAD6		122	I/O	2mA	RRTN#	[MEMW#]	34	In	_
BVCC BVCC	(Bus)	19 29	_	-	MAD?		123			RSET	Ø-£	`	41	In	-
BVCC	(Bus)	29	_		MAD8 MAD9		124 125			RVCC	(Reference	>)	132	_	
BS16#	(BCFG2) [IOCS16#]	40	Out	12mA	MAD10		126	I/O	2mA	SHFCLK	(CL2) (SI	IFCLKL)	56	Out	8mA
CASATT	(CACA4)	112	Ο.	4	MAD11		127	I/O	2mA	STNDBY	#	-,	11	In	-1
				4mA 4mA	MAD12 MAD13		128 129			VSYNC			50	۰	12
1	,			Ī	MAD14		130			13 INC			טנ	Out	12mA
	(CASB#) (VB0)			4mA	MAD15		131				(WEAH#)		111		
CASBL#	(WEBL#)(VB1)	81	I/O	4mA						WEB#	(WEBH#)	(KEY)	79	Out	4mA
CGND	(Clock)	154	_]					XGND			83	_	_
CGND		160	_	-											
CVCC	(Clock) (Clock)	157 158	_	_						XTALI			155		-
	(CIUCK)	130	_	_						XTALO			156	Out	-
[XVCC			86		_



System Bus Interface

Pin#	Pin Name	Type	Active	Description
31 30 28 27 26 25 24 23 21 20 18 17 16 15 14	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	System Data Bus
133 8 134 7	BE0# [A0] BE1# [BHE#] BE2# [A1] BE3# [RFSH#]	In In In	Low Low Low In	System Data Bus Byte Enables. For EISA/ISA bus, pin 7 is an active low input indicating a Refresh cycle (when low, display memory is not accessible). Low
135 136 137 138 140 141 143 144 145 146 147 148 149 150 151 152 153 1 2 3 4 5 6	A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 [LA17] A18 [LA18] A19 [LA19] A20 [LA20] A21 [LA21] A22 [LA22] A23 [LA23] (MCLADDHI (VCL		High High High High High High High High	On the EISA/ISA bus A17-23 may be latched addresses LA17-23. ADDHI may be used to connect to LA24 or a decode of addresses higher than A23. See description of XR08. In external clock mode, ADDHI is used to input VCLK (XTALI is used to input MCLK); In clock test mode, ADDHI is used to output VCLK and A23 is used to output MCLK. See XR01 for more details.

Note: Pin names indicate local bus configuration Pin names in brackets [...] indicate ISA bus



System Bus Interface (continued)

Pin#	Pin Name	· · · · · · · · · · · · · · · · · · ·	Type	Active	Description
159	RESET		In	High	Reset. Connect directly to bus reset.
9	ADS#	[ALE]	In In	Low High	This pin is Address Strobe for local bus and Address Latch Enable for EISA/ISA Bus. It indicates the start of a bus cycle.
10	MIO#	[AEN]	In In	Both High	For local bus operation, this pin indicates memory or I/O cycle: 1 = memory, 0 = I/O. In EISA/ISA interfaces, it indicates a valid I/O address: 0 = valid I/O address, 1 = Invalid I/O address (latched internally).
33	RD#	[MEMR#]	In	Low	For local bus operation, this pin indicates a read (low) or write (high) bus cycle. In EISA/ISA bus, it indicates a Memory Read cycle.
34 or or	RDYRTN# CPURST GND	[MEMW#]	In In In	Low High n/a	The expected input signal on this pin is determined by the Bus Configuration (BCFG) inputs: BCFG CFG Selected Function of 2 1 0 2 Bus This Pin Comment

Note: Pin names indicate local bus configuration Pin names in brackets [...] indicate ISA bus



System Bus Interface (continued)

Pin#	Pin Name		Type	Active	Description
35	CCLK	[IORD#]	In In	High Low	In local bus interfaces, this pin connects to the 1x or 2x CPU clock (the '2X#' configuration bit should be set accordingly) or to LCLK on the VL-Bus (always a 1x clock). The local bus interface is synchronous to rising edges. For EISA/ISA bus, this pin indicates an I/O Read Cycle.
40	BS16#	[IOCS16#]	Out	Low	In local bus interfaces, this pin should be connected to BS16#. In the EISA/ISA bus interface, this pin serves as the indicator for 16-bit I/O capability.
37	LRDY#	[RDY]	Out Out	Low High	Ready. Driven low during <u>local bus</u> cycles to indicate the current cycle should be <u>completed</u> . Driven low during <u>EISA/ISA</u> bus cycles to indicate the current cycle should be <u>extended with wait states</u> . This signal is driven high at the end of the cycle, then Tri-Stated.
36	LDEV#	[IOWR#]	Out In	Low Low	For <u>local bus</u> , this pin is an <u>output</u> which indicates decode of local bus display memory addresses. This pin is the I/O Write <u>input</u> for EISA/ISA bus.
39	ОЕН#	[MCS16#]	Out	Low	In local bus systems, this pin is used to enable the transceivers on D31-16 system data lines for 16-bit 486 local bus operation. In EISA/ISA bus configurations, this pin isMemory Select 16.
38	OEL#	[ZWS#] [IRQ] [ROMCS#]	Out Out Out	Low High Low	In local bus systems, this pin is used to enable the transceivers on D15-0 system data lines for 16-bit 486 local bus operation. In EISA/ISA bus configurations, this pin has three definitions: ZWS# (zero wait state out), IRQ (interrupt out), or ROMCS# (Video BIOS ROM enable). For selection between the various EISA/ISA bus options, refer to XR01 bit-3 (configuration bit-3) and XR72 bit-0.

Note: Pin names indicate local bus configuration Pin names in brackets [...] indicate ISA bus



Display Memory Interface

Pin#	Pin Name		Туре	Active	Description
100	AAO (LB#)	(CFG0)	I/O	High	DRAM address bus.
101	AA1 (ISA#)	(CFG1)	I/O	High	
102	AA2 (2X#)	(CFG2)	I/O	High	The state of AA0-AA8 are latched on the falling edge of
103	AA3 (RC#)	(CFG3)	I/O	High	RESET in XR01 bits 0-7 and XR6C bit-1 respectively
104	AA4 (EC#)	(CFG4)	ľO	High	to determine various configuration options (refer to the
105	AA5 (OS#)	(CFG5)	I/O	High	extended register descriptions for complete configu-
106	AA6 (reserved)	(CFG6)	I/O	High	ration details). Note that the 2X# configuration pin
107	AA7 (TS#)	(CFG7)	ľO	High	should only be used in 16-bit local bus configurations.
108	AA8 (LV#)	(CFG8)	I/O	High	
109	AA9	(32KHZ)	I/O	High	AA9, alternately, becomes the clock input for refresh of non-self-refresh DRAMs.
110	RASA#		Out	Low	Row address strobe for DRAM A
78	RASB#	(PCLK)	Out	Low	Row address strobe for DRAM B
113	CASAL#	(WEAL#)	Out	Low	Column address strobe for the DRAM A lower byte
112	CASAH#	(CASA#)	Out	Low	Column address strobe for the DRAM A upper byte
81	CASBL# (VB1)	(WEBL#)	Out	Low	Column address strobe for the DRAM B lower byte
80	CASBH# (VB0)	(CASB#)	Out	Low	Column address strobe for the DRAM B upper byte
111	WEA#	(WEAH#)	Out	Low	Write enable for DRAM A
79	WEB# (KEY)	(WEBH#)	Out	Low	Write enable for DRAM B

Note: Pin names in parentheses (...) indicate alternate functions



Display Memory Interface (continued)

Pin#	Pin Name	?	Туре	Active	Description
114 116 117 119 120 121 122 123 124 125 126 127 128 129 130 131	MAD0 MAD1 MAD2 MAD3 MAD4 MAD5 MAD6 MAD7 MAD8 MAD9 MAD10 MAD11 MAD12 MAD13 MAD14 MAD15	(TSENA#) (ICTENA#)	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	Data bus for DRAM A (lower 512K of display memory)
82 84 85 87 88 89 90 91 92 93 94 95 96 97 98	MBD0 MBD1 MBD2 MBD3 MBD4 MBD5 MBD6 MBD7 MBD8 MBD9 MBD10 MBD11 MBD12 MBD13 MBD13 MBD14 MBD15	(VB2) (D1 (VB3) (D1 (VB4) (D1 (VB5) (D1 (VG0) (D2 (VG1) (D2 (VG2) (D2 (VG3) (D2 (VG4) (D2 (VG5) (D2 (VR0) (D2 (VR1) (D2 (VR2) (D2 (VR3) (D2 (VR4) (D3 (VR4) (D3 (VR5) (D3	6) I/O 7) I/O 8) I/O 9) I/O 0) I/O 1) I/O 2) I/O 3) I/O 4) I/O 5) I/O 6) I/O 7) I/O 8) I/O 9) I/O 0) I/O	High High High High High High High High	Memory data bus for DRAM B (upper 512KB) When a second DRAM is not used, this bus is also used to input 16 bits of RGB data from an external PC-Video subsystem. Alternately, these lines may be used to interface to the system data bus D31-D16.

Note: Pin names in parentheses (...) indicate alternate functions: If ICTENA# is low with RESET high, a rising edge on XTALI will put the chip into 'In Circuit Test' mode. In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 48) and proceeding to lower pin numbers around the chip to pin 1 then to pin 160 and ending at VSYNC (pin 50). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with ICTENA# high or RESET low will exit ICT mode. As a side effect, ICT mode effectively 3-states all pins except VSYNC.

If TSENA# is low with RESET high, a rising edge on XTALI will 3-state all pins. An XTALI rising edge without the enabling conditions exits 3-state.



Flat Panel Display Interface

Pin#	Pin Nan	ne		Type	Active	Description
57 58 60 61 63 64 65 66 67 68 69 70 71 72 73 74 75 76	P9 P10 P11 P12 P13 P14 P15 P16 (A0	P1 P2 P3 P4 P5 P6 P7 P8 (SHFCLKU) P9 P10 P11 P12 P13			High High High High High High High High	8, 9, 12, or 18-bit flat panel data output. Refer to table below for configurations for various panel types. Pins 75 and 76 may also be configured as generourpose I/O pins. See the description of Extension Register XR72 for more information.
53	FLM			Out	High	First Line Marker. Flat Panel equivalent of VSYNC.
_ 54	LP	(CL1)		Out	High	Latch Pulse. Flat Panel equivalent of HSYNC.
56	SHFCL	K (CL2) (S	SHFCLKL)	Out	High	Shift Clock. Pixel clock for flat panel data.
55	M	(DE)		Out	High	M Signal may also be configured as Display Enab (DE) for TFT Panels. See description of XR4F bit-6.
11	STNDB	Y#		In	Low	Standby Control Pin. Pulling this pin to ground plac the 65535 in Standby Mode.
48	ENAVD	D		Out	High	Power sequencing control for panel driver electroni voltage VDD
47	ENAVE	E		Out	High	Power sequencing control for panel LCD bias voltage VEE
65535 Pin# 57 58 60 61 63 64 65 66 67 68 69 70 71 72 73 74 75 76	65535 Pin Name P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 ACTI ENABKL	Mono SS Panel P0 P1 P2 P3 P4 P5 P6 P7 - - - - - - - ACTI ENABKL	Mono DD 8-bit UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 ACTI ENABKL	Mono DD 16-bit UD7 UD6 UD5 UD4 UD3 UD2 UD1 UD0 LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0 ACTI ENABKL	Color TIFT 15-bit B0 B1 B2 B3 B4 G0 G1 G2 G3 G4 R0 R1 R2 R3 R4 - ACTI ENABK	TFT STN STN STN DD STN DD 18-bit 8-bit 16-bit 8-bit 16-bit B0 R1 R1 UR1 UR1 B1 B1 G1 UG1 UG1 B2 G2 B1 UB1 UB1 B3 R3 R2 UR2 UR2 B4 B3 G2 LR1 LR1 B5 G4 B2 LG1 LG1 G0 R5 R3 LB1 LB1 G1 B5 G3 LR2 LR2 G2 SHFCLKU B3 - UG2 G3 - R4 - UB2 G4 - G4 - UR3 G5 - B4 - UG3 R0 - R5 - LG2 R1 - G5 -
56	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCL	K SHFCLK SHFCLKL SHFCLK SHFCLK
Pixels p	er shift clk:	8	8	16	1	1 2-2/3 5-1/3 2-2/3 5-1/3



CRT Interface and Clock Synthesizer

Pin#	Pin Name	Туре	Active	Description
51	HSYNC	Out	Both	CRT Horizontal Sync (polarity is programmable)
50	VSYNC	Out	Both	CRT Vertical Sync (polarity is programmable)
46	RED	Out	High	CRT analog video outputs from the internal color palette DAC.
44	GREEN	Out	High	
43	BLUE	Out	High	
41	RSET	In	n/a	Set point resistor for the internal color palette DAC.
155	XTALI	I/O	High	This pin serves as the series resonant crystal input. This pin serves as the series resonant crystal output.
156	XTALO	Out	High	

65535 Pin #	Signal Name	Signal Status	Signal Polarity
53	FLM	Forced Low	XR54 bit 7
54	LP	Forced Low	XR54 bit 6
56	SHFCLK	Forced Low	N/A
55	M	Forced Low	N/A
57	P0	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
58	P1	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
60	P2	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
61	P3	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
63	P4	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
64	P5	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
65	P6	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
66	P7	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
67	P8	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
68	P9	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
69	P10	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
70	P11	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
71	P12	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
72	P13	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
73	P14	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
74	P15	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
75	P16	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
76	P17	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)

Panel Output Signal Status During Standby Mode

		Signal Status								
65535 Pin # Signal Name		Local Bus	PI Bus	ISA Bus						
36	LDEV#	Driven High	Tri-Stated	N/A						
37	LRDY#	Tri-Stated	Tri-Stated	Tri-Stated						
38	OEL#	Driven	BVCC	Tri-Stated (see note 1)						
39	OEH#	Driven	GND	Tri-Stated						
40	BS16#	Tri-Stated	GND	Tri-Stated						
156	XTALO	Driven (see note 2)	Driven (see note 2)	Driven (see note 2)						
78	RASB#	Driven (see note 3)	Driven (see note 3)	Driven (see note 3)						
79	WEB#	Driven (see note 4)	Driven (see note 4)	Driven (see note 4)						
80	CASBH#	Driven (see note 4)	Driven (see note 4)	Driven (see note 4)						
81	CASBL#	Driven (see note 4)	Driven (see note 4)	Driven (see note 4)						

CPU, Memory, and Clock Output Signal Status During Standby Mode

- In ISA bus mode, OEL# can be configured to be ROMCS#. ROMCS# will be driven high during Standby Mode.
- The XTALO pin will always be driven except when XR33 bit-2 is set to '1'.

 RASB# will be driven when using 2 x16 DRAMs. or PC Video. This pin should be left disconnected for 32-bit VL bus operation.

 These pins should be left disconnected when using a 32-bit VL bus or PC Video. These pins are driven when using a 32-bit memory bus.



Power and Ground

Pin#	Pin Name		Type	Active	Description
62 139	IVCC IVCC		VCC VCC		Power (Internal Logic). Either 5V or 3.3V ±10%
19 29	BVCC BVCC		VCC VCC		Power (Bus Interface). Either 5V or 3.3V ±10%
52	DVCC		VCC		Power (Display Interface). Either 5V or 3.3V ±10%
118	MVCC		VCC		Power (Memory Interface). Either 5V or 3.3V ±10%
132	RVCC		VCC		Power (+5V reference for mixed 3.3V / 5V interface)
86	XVCC		VCC		Power. Either 5V or 3.3V ±10%
12 22 32 49 59 77 83 115 142	GND GND GND GND GND GND GND GND GND	(BGND) (BGND) (DGND) (IGND) (IGND) (XGND) (MGND) (IGND)	GND GND GND GND GND GND GND GND	 	Ground
45 42	AVCC AGND		VCC GND	 	Analog power and ground pins for noise isolation for the internal RAMDAC.
157 158	CVCC CVCC		VCC VCC		Power and ground pins for noise isolation for the internal clock synthesizer. Must be the same as VCC for internal logic.
154 160	CGND CGND		GND GND		

Note: Pin names in parentheses (...) indicate alternate functions



I/O Map

Port Address	Read		<u>Write</u>					
102	Global Enable (ISA Bus Only	<u>'</u>)	Global Enable (ISA Bus Only)					
3B0	Reserved for MDA/Hercules		Reserved for MDA/Hercules	Mono				
3B1	Reserved for MDA/Hercules		Reserved for MDA/Hercules					
3B2	Reserved for MDA/Hercules		Reserved for MDA/Hercules	Mode				
3B3	Reserved for MDA/Hercules		Reserved for MDA/Hercules					
3B4	CRTC Index		CRTC Index					
3B5	CRTC Data		CRTC Data					
3B6	Reserved for MDA/Hercules		Reserved for MDA/Hercules					
3B7	Reserved for MDA/Hercules	······································	Reserved for MDA/Hercules					
3B8	Hercules Mode Register (MO	DE)	Hercules Mode Register (MODE)					
3B9			Set Light Pen FF (ignored)					
3BA	Status Register (STAT)		Feature Control Register (FCR)					
3BB	Status Register (STATT)		Clear Light Pen FF (ignored)					
3BC			Clour Bight 1 Chi 1 2 (1)g.191007					
3BD		Reserved for s	ystem parallel port					
		Reserved for s	y brown parameter parameters					
3BE	Hercules Configuration Regi	cter (HCFG)	Hercules Configuration Register	(HCFG)				
3BF								
3C0	Attribute Controller Index / D	ata	Attribute Controller Index / Data					
3C1	Attribute Controller Index / D		Attribute Controller Index / Data					
3C2	Feature Read Register (FCR)		Miscellaneous Output Register (MSR)					
3C3	Video Subsystem Enable (VS	SE) (LB Only)	Video Subsystem Enable (VSE) (LB Only)				
3C4	Sequencer Index		Sequencer Index					
3C5	Sequencer Data		Sequencer Data					
3C6, 83C6	Color Palette Mask		Color Palette Mask					
3C7, 83C7	Color Palette State		Color Palette Read Mode Index					
3C8, 83C8	Color Palette Write Mode Inc	lex	Color Palette Write Mode Index					
3C9, 83C9	Color Palette Data		Color Palette Data					
3CA	Feature Read Register (FEAT	<u>()</u>	•					
3CB								
3CC	Miscellaneous Output Regist	er (MSR)						
3CD		01 (1/12-1)						
3CE	Graphics Controller Index		Graphics Controller Index					
3CF	Graphics Controller Data		Graphics Controller Data					
3C1	Grapines Controller Data		O14pixto Coma situa					
3D0			T					
3D1	 			Color				
3D2				Mode				
3D3	CDTC Index		CRTC Index					
3D4	CRTC Index		CRTC Data					
3D5	CRTC Data		CHIPS™ Extensions Index					
3D6	CHIPSTM Extensions Index		CHIPS TM Extensions Data					
3D7	CHIPSTM Extensions Data							
3D8	CGA Mode Register (MODE		CGA Mode Register (MODE) CGA Color Register (COLOR)					
3D9	CGA Color Register (COLO	K)	Feature Control Register (FCR)					
3DA	Status Register (STAT)		Clear Light Pen FF (ignored)					
3DB			Set Light Pen FF (ignored)					
3DC			Set Light ren fr (ignoled)					
LACEDO			Setup Control (ISA Bus Only)					
46E8			Scrup Connor (ISA Bus Only)					



REGISTER SUMMARY	- CGA, MDA,	, AND HERCULES MODEs
------------------	-------------	----------------------

Register ST00 (STAT)	Register Name Display Status	Bits 7	Access R	I/O Port - MDA/Herc 3BA	I/O Port - CGA 3DA	Comment
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
MODE COLOR HCFG	CGA/MDA/Hercules Mode Control CGA Color Select Hercules Configuration	7 6 2	R/W R/W W R	3B8 n/a 3BF 3D6-3D7 index 14	3D8 3D9 n/a n/a	XR14
RX, R0-11	'6845' Registers	0-8	R/W	3B4-3B5	3D4-3D5	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - EGA MODE

Register MSR	Register Name Miscellaneous Output	Bits 7	Access W	I/O Port - Mono 3C2	I/O Port - Color 3C2	Comment
FCR	Feature Control	3	W	3BA	3DA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - VGA MODE

Register VSE	Register Name Video Subsystem Enable	Bits	Access R/W	I/O Port - Mono 3C3 if LB	I/O Port - Color 3C3 if LB	Comment Disabled by XR70 bit-6
SETUP	Setup Control	2	W	46E8 if ISA	46E8 if ISA	Disabled by XR70 bit-7
ENABLE	Global Enable	1	R/W	102 if ISA	102 if ISA	Setup Only
MSR	Miscellaneous Output	7	W R	3C2 3CC	3C2 3CC	
FCR	Feature Control	. 3	W R	3BA 3CA	3DA 3CA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	•
ST01 (STAT)	Display Status (Input Status 1)	6	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
DACMASK	Color Palette Pixel Mask	8	R/W	3C6, 83C6	3C6, 83C6	
DACSTATE	Color Palette State	2	R	3C7, 83C7	3C7, 83C7	
DACRX	Color Palette Read-Mode Index	8	W	3C7, 83C7	3C7, 83C7	
DACWX	Color Palette Write-Mode Index	8	R/W	3C8, 83C8	3C8, 83C8	
DACDATA	Color Palette Data 0-FF	3x6 or 3x8	R/W	3C9, 83C9	3C9, 83C9	
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	



REGISTER SUMMARY - INDEXED REGISTERS (VGA)

Register	Register Name	Bits	Register Type	Access (VGA)	Access (EGA)	I/O Port
SRX	Sequencer Index	3	VGA/EGA	R/W	R/W	3C4
SR0	Reset	2	VGA/EGA	R/W	R/W	3C5
SR1	Clocking Mode	6	VGA/EGA	R/W	R/W	3C5
SR2	Plane Mask	4	VGA/EGA	R/W	R/W	3C5
SR3	Character Map Select	6	VGA/EGA	R/W	R/W	3C5
SR4	Memory Mode	3	VGA/EGA	R/W	R/W	3C5
SR7	Reset Horizontal Character Counter	0	VGA	W	n/a	3C5
CRX	CRTC Index	6	VGA/EGA	R/W	R/W	3B4 Mono, 3D4 Color
CR0	Horizontal Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR1	Horizontal Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR2	Horizontal Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR3	Horizontal Blanking End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR4	Horizontal Retrace Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR5	Horizontal Retrace End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR6	Vertical Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR7	Overflow	5	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR8	Preset Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR9	Character Cell Height	5+3	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRA	Cursor Start	5+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRB	Cursor End	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRC	Start Address High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRD	Start Address Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRE	Cursor Location High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRF	Cursor Location Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
LPENH	Light Pen High	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
LPENL	Light Pen Low	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
CR10	Vertical Retrace Start	8	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR11	Vertical Retrace End	4+4	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR12	Vertical Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR13	Offset	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR14	Underline Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR15	Vertical Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR16	Vertical Blanking End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR17	CRT Mode Control	7	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR18	Line Compare	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR22	Graphics Controller Data Latches	8	VGA	R	n/a	3B5 Mono, 3D5 Color
CR24	Attribute Controller Index/Data Latch	1	VGA	R	n/a	3B5 Mono, 3D5 Color
CR3x	Clear Vertical Display Enable FF	ō	VGA	W	n/a	3B5 Mono, 3D5 Color
GRX	Graphics Controller Index	4	VGA/EGA	R/W	R/W	3CE
GRA GR0	Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR0 GR1	Enable Set/Reset	4	VGA/EGA	R/W	R/W	3CF
~~~	Color Compare	4	VGA/EGA	R/W	R/W	3CF
GR2 GR3	Data Rotate	5	VGA/EGA	R/W	R/W	3CF
GR4	Read Map Select	2	VGA/EGA	R/W	R/W	3CF
GR5	Mode	6	VGA/EGA	R/W	R/W	3CF
GR6	Miscellaneous	4	VGA/EGA	R/W	R/W	3CF
GR7	Color Don't Care	4	VGA/EGA	R/W	R/W	3CF
GR8	Bit Mask	8	VGA/EGA	R/W	R/W	3CF
			VGA/EGA	R/W	R/W	3C0 (3C1)
ARX	Attribute Controller Index	6	VGA/EGA VGA/EGA	R/W	R/W	3C0 (3C1)
AR0-F	Internal Palette Regs 0-15	6 7	VGA/EGA VGA/EGA	R/W R/W	R/W	3C0 (3C1)
AR10	Mode Control	6	VGA/EGA VGA/EGA	R/W	R/W	3C0 (3C1)
AR11	Overscan Color	6	VGA/EGA VGA/EGA	R/W	R/W	3C0 (3C1)
AR12	Color Plane Enable	6 4	VGA/EGA VGA/EGA	R/W R/W	R/W	3C0 (3C1)
AR13	Horizontal Pixel Panning	4	VGA/EGA VGA	R/W	n/a	3C0 (3C1)
AR14	Color Select	4	YUA	14 11	11/4	220 (221)



EXT	ENSION REGISTER SUMMARY	<b>':</b> (	00-2F				Chips' V	'GA Pr	oduct ]	Family	
Reg	Register Name	Bit	S Access	Port	Reset	82C450				_	
XRX	Extension Index Register	7	R/W	3D6	- X X X X X X X	1	1	<u> </u>	<u> </u>	<u> </u>	<u>000040</u>
XR00	Chip Version	8	R/O	3D7	1100 rrrr	1	1	1	1	1	1
XR01	Configuration	8	R/O	3D7	ddddddd	1	1	1	1	1	1
	CPU Interface Control 1	7	R/W	3D7	00000-00	1		1	1	1	1
	CPU Interface Control 2 (ROM Intfc)	3	R/W	3D7	••00 ••10	•	1	•	•	1	1
	Memory Control 1	5	R/W	3D7	-00000	1	1	j	j	1	1
	Memory Control 2 (Clock Control)	6	R/W	3D7	•0•00000		1	<u>.</u>	•	-	•
	Palette Control (DRAM Intfc)	8	R/W	3D7	00000000		1	Ż	Ż	j	j
XR07	-reserved- (I/O Base)		_	3D7		•	1	<u>.</u>		•	•
XR08	Linear Addressing Base (Linear Base L)		R/W	3D7	x x x x x * * *		1			•	•
	-reserved- (Linear Base H)			3D7		·	1	·	•	•	•
XR0A	-reserved- (XRAM Mode)			3D7			1	•	•	•	•
XR0B	· CPU Paging	5	R/W	3D7	00000	1	1	j	j	•	j
	Start Address Top	2	R/W	3D7	00	1	1	1	1		1
	Auxiliary Offset	2	R/W	3D7	00	1	1	1	1	1	7
	Text Mode Control	2	R/W	3D7	00	1	1	1	1	1	1
	Software Flags 0	8	R/W	3D7	****		1	1	1	/	1
	ŭ	_					-	•	=		-
	Single/Low Map Register	8	R/W	3D7	***	1	1	✓	1	✓_	1
	High Map Register	8	R/W	3D7	***	1	1	1	/	1	1
	-reserved-			3D7		•	•		•	•	
	-reserved-			3D7		•	•_	•		•	•
	Emulation Mode	8	R/W	3D7	0000 h h 00	1	1		1	1	1
	Write Protect	8	R/W	3D7	00000000			•	1	1	
	Vertical Overflow	5	R/W	3D7	•0•0•000	•		•	٠	•	
	Horizontal Overflow	7	R/W	3D7	•0000000	•	✓	•	•	•	
	Alternate H Disp End	8	R/W	3D7	****		•		1	1	1
	Alternate H Sync Start (Half-line)	8	R/W	3D7	***	✓	1	1	1	1	✓
	Alternate H Sync End	8	R/W	3D7	x	1		1	✓	1	✓
	Alternate H Total	8	R/W	3D7	****		•	1	1	1	1
	Alternate H Blank Start / H Panel Size	8	R/W	3D7	***	1	1	1	✓	1	1
	Alternate H Blank End	8	R/W	3D7	0 x x x x x x	✓		1	1	✓	1
	Alternate Offset	8	R/W	3D7	x	1		1	1	1	1
XR1F	Virtual EGA Switch Register	5	R/W	3D7	0 x x x x	✓		1	1	1	1
XR20	-reserved-			3D7							
XR21	Alt H Sync Start Ext Modes	8	R/W	3D7	****	·		•	1	1	ż
	Alt H Sync End Ext Modes	8	R/W	3D7	xxxxxxxx		·		1	1	1
	Alt H Total Ext	8	R/W	3D7	xxxxxxxx				1	1	1
XR24	FP AltMaxScanline	5	R/W	3D7	• • • x x x x x	_		1	1	1	1
XR25	FP AltGrHVirtPanel Size	8	R/W	3D7	xxxxxxx				1	1	•
XR26	Alt HSync Start	8	R/W	3D7	xxxxxxxx			•	•	•	•
XR27	-reserved-			3D7				•	·	•	•
	Video Interface	5	R/W	3D7	0000 0 -	,	1	j	j	Ż	j
	Half Line Compare	8	R/W	3D7	****		<u>-</u>	•	•	1	1
	-reserved-			3D7		•		•	•	•	•
	Software Flags 1	8	R/W	3D7	00000000	1	1	,	į	Ż	ż
	FLM Delay	8	R/W	3D7	****		<u>-</u>	1	1	1	1
	LP Delay	8	R/W	3D7	****		•	1	1	1	1
	LP Delay	8	R/W	3D7	****				1	1	1
	LP Width	8	R/W	3D7	****	•	•	j	1	1	1
Reset Ca	odes: x = Not changed by RESET (indeter	mi				-= Not i	1	- 	-	J- 0\	-
******	race. A - 110t Changed by RESE1 (HIGGLEI	1111119	HU UII DUW	ur-uDJ		-= NOL1	mbiemen	en iaiw	AVS TEA	rie 133	

-= Not implemented (always reads 0)

0/1 = Reset to 0/1 by falling edge of RESET

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)

x = Not changed by RESET (indeterminate on power-up)

d = Set from the corresponding data bus pin on falling edge of RESET

^{•=} Reserved (read/write, reset to 0)

h = Read-only Hercules Configuration Register Readback bits

r = Chip revision # (starting from 0000)



EXT	ENSION REGISTER SUMMARY	<b>': 3</b> (	)-5F				Chips' V	/GA Pro	oduct F	`amily	
Reg	Register Name	Bits	Access	<b>Port</b>	Reset	82C450		65510			65545
XR30	Clock Divide Control	4	R/W	3D7	•• <del>••</del> xxx	<del>.</del>	1			1	1
XR31	Clock M-Divisor	7	R/W	3D7	• x x x x x x x		1			1	1
XR32	Clock N-Divisor	7	R/W	3D7	• x x x x x x x		1			1	1
XR33	Clock Control	4	R/W	3D7	•000•0••		1			1	1
XR34	-reserved-			3D7							
XR35	-reserved-			3D7							
XR36	-reserved-			3D7							
XR37	-reserved-			3D7			_	_			-
XR38	-reserved-			3D7		_					
XR39	-reserved-			3D7			_	_			
XR3A	Color Key 0	8	R/W	3D7	xxxxxxxx	•	1			1	1
XR3B	Color Key 1	8	R/W	3D7	XXXXXXXX	•	1		·	1	1
	Color Key 2	8	R/W	3D7	XXXXXXXX	•	1			1	1
	Color Key Mask 0	8	R/W	3D7	XXXXXXXX	•	1	•	·	1	1
XR3E	Color Key Mask 1	8	R/W	3D7	****	•	1	•	•	1	1
XR3F	Color Key Mask 2	8	R/W	3D7	*****	•	1	•	•	1	
	•	U	10, 11		*****	•	-	•	•	-	•
XR40	-reserved- (BitBlt Config)			3D7		•	1	•	•	1	•
XR41	-reserved-			3D7		•	•	•	•	•	•
XR42	-reserved-			3D7		•	•		•	•	•
XR43	-reserved-			3D7		•	•_	•	٠.	•	•
XR44	Software Flag Register 2	8	R/W	3D7	****			1	1	1	•
XR45	Software Flag Register 3	8	R/W	3D7	x			•		✓	1
XR46	-reserved-			3D7							•
XR47	-reserved-			3D7			•				•
XR48	-reserved-			3D7			•		•		•
XR49	-reserved-			3D7							
XR4A	-reserved-			3D7							
XR4B	-reserved-			3D7			•				
XR4C	-reserved-			3D7							
XR4D	-reserved-			3D7			•				•
XR4E	-reserved-			3D7							
XR4F	Panel Format 2	5	R/W	3D7	x x • • • x x x					1	1
XR50	Panel Format 1	8	R/W	3D7	****			1	1	1	1
		7	R/W	3D7	000 • 0 000		•	1	1	1	1
XR51	Display Type  Record Control (Refresh Ctrl)	-	R/W	3D7	00000000		,	1	1	1	1
XR52	Power Down Control (Refresh Ctrl) Panel Format 3	8	R/W	3D7	•xxxxxxx0		•	1	1	1	1
XR53		8	R/W	3D7			•	1	1	1	7
XR54	Panel Interface				XXXXXXXX		•	1	1	1	/
XR55	H Compensation	6	R/W	3D7	xxxx • • xx		•	1	1	1	
XR56	H Centering	8	R/W	3D7	XXXXXXXX		•	1	1	1	1
XR57	V Compensation	8	R/W	3D7	XXXXXXXX		•	1	1	1	1
XR58	V Centering	8	R/W	3D7	XXXXXXXX		•	1	1	1	1
XR59		7	R/W	3D7	X X X • X X X X		•				-
	V Line Replication	4	R/W	3D7	••••XXXX		•	1	1	1	1
	Power Sequencing Delay	8	R/W	3D7	01110001		•	•	✓	1	1
	Activity Indicator Control	7	R/W	3D7	0x•xxxx		•	•	•	1	
	FP Diagnostic	8	R/W	3D7	00000000		٠			•	
	M (ACDCLK) Control	8	R/W	3D7	****		•		1	₹,	
XR5F	Power Down Mode Refresh	8	R/W	3D7	x x x x x x x x		•	•	•	•	•

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)

Reset Codes: x = Not changed by RESET (indeterminate on power-up)

⁻⁼ Not implemented (always reads 0)

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

^{•=} Reserved (read/write, reset to 0)

^{0/1 =} Reset to 0/1 by falling edge of RESET

r = Chip revision # (starting from 0000)



EXT	EXTENSION REGISTER SUMMARY: 60-7F						Chips' V	/GA Pr	oduct i	Family	,
Reg	Register Name	Bits	Access	Port	Reset	82C450					
XR60	Blink Rate Control	8	R/W	3D7	10000011		1	1	1	1	1
XR61	SmartMap™ Control	8	R/W	3D7	x x x x x x x x			1	1	1	1
XR62	SmartMap™ Shift Parameter	8	R/W	3D7	***			1	1	1	1
XR63	SmartMap™ Color Mapping Control	8	R/W	3D7	x 1 x x x x x x			1	1	1	1
XR64	FP Alternate Vertical Total	8	R/W	3D7	x x x x x x x x			1	1	1	1
XR65	FP Alternate Overflow	6	R/W	3D7	x x x • • x x x			1	1	1	1
XR66	FP Alternate Vertical Sync Start	8	R/W	3D7	x x x x x x x x			1	1	1	1
XR67	FP Alternate Vertical Sync End	4	R/W	3D7	• • • • x x x x			1	1	1	1
XR68	FP V Panel Size	8	R/W	3D7	x x x x x x x x			1	1	1	1
XR69	-reserved-			3D7		•					
	-reserved-			3D7							
XR6B	-reserved-			3D7		•					
		5	R/W	3D7	••0000d•	•		1	1	1	1
XR6D				3D7		•					
XR6E	Polynomial FRC Control	8	R/W	3D7	10111101			1	1	1	1
XR6F	Frame Buffer Control	3	R/W	3D7	0 • • • • 0 0				1	1	1
XR70	Setup / Disable Control	1	R/W	3D7	0	1	✓	1	1	1	1
XR71	-reserved- (GPIO Control)			3D7			1				
XR72	External Device I/O (GPIO Data)	8	R/W	3D7	00000000		1				
XR73	DPMS Control (Misc Control)	4	R/W	3D7	0000		1			1	1
XR74	-reserved- (Configuration 2)			3D7		•	1				
XR75	-reserved- (Software Flags 3)			3D7			1				
XR76	-reserved-			3D7			•				
XR77	-reserved-			3D7							
XR78	-reserved-			3D7							
XR79	-reserved-			3D7		•					
XR7A	-reserved-			3D7							
XR7B	-reserved-			3D7							
	-reserved-			3D7							
	FP Compensation Diagnostic	0	R/O	3D7		•	1	1	1	1	1
XR7E	CGA/Hercules Color Select	6	R/W	3D7	x x x x x x	1		1	1	1	1
XR7F	Diagnostic	8	R/W	3D7	00xxxx00		1	1	1	1	

x = Not changed by RESET (indeterminate on power-up)
 d = Set from the corresponding data bus pin on falling edge of RESET
 h = Read-only Hercules Configuration Register Readback bits
 r = Chip revision # (starting from 0000)

-= Not implemented (always reads 0)

•= Reserved (read/write, reset to 0) 0/1 = Reset to 0/1 by falling edge of RESET

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



### Registers

#### GLOBAL CONTROL (SETUP) REGISTERS

The Setup Control Register and Video Subsystem Enable registers are used to enable or disable the VGA. The Setup Control register is also used to place the VGA in normal or setup mode (the Global Enable Register is accessible only during Setup mode). The Setup Control register is used only in ISA bus interfaces; the Video Subsystem Enable register is used only in Local Bus configurations. The various internal 'disable' bits 'OR' together to provide multiple ways of disabling the chip; all 'disable' bits must be off to enable access to the chip. When the chip is 'disabled' in this fashion, only bus access is disabled; other functions remain operational (memory refresh, display refresh, etc).

Note: In setup mode in the <u>IBM</u> VGA, the Global Setup Register (defined as port address 102) actually occupies the *entire I/O space*. Only the lower 3 bits are used to decode and select this register. To avoid bus conflicts with other peripherals, reads should only be performed at the 10xh port addresses while in setup mode. To eliminate potential compatibility problems in widely varying PC systems, CHIPS' VGA Controllers decode the Global Setup register at I/O port 102h only.

#### GENERAL CONTROL REGISTERS

Two Input Status Registers read the internal comparator output (or the Virtual Switch Register), pending CRT interrupt, display enable / horizontal sync output, and vertical retrace / video output. The Feature Control Register selects the vertical sync function while the Miscellaneous Output Register controls I/O address select, clock selection, access to video RAM, memory page, and horizontal and vertical sync polarity.

#### CGA/HERCULES REGISTERS

CGA Mode and Color Select registers are provided on-chip for emulation of CGA modes. Hercules Mode and Configuration registers are provided onchip for emulation of Hercules mode.

#### SEQUENCER REGISTERS

The Sequencer Index Register contains a 3-bit index to the Sequencer Data Registers. The Reset Register forces an asynchronous or synchronous reset of the sequencer. The Sequencer Clocking Mode Register controls master clocking functions, video enable/disable and selects either an 8 or 9 dot

character clock. A Plane/Map Mask Register enables the color plane and write protect. The Character Font Select Register handles video intensity and character generation and controls the display memory plane through the character generator select. The Sequencer Memory Mode Register handles all memory, giving access by the CPU to 4 / 16 / 32 KBytes, Odd / Even addresses (planes) and writing of data to display memory.

#### CRT CONTROLLER REGISTERS

The CRT Controller Index Register contains a 6-bit index to the CRT Controller Registers. Twenty eight registers perform all display functions for modes: horizontal and vertical blanking and sync, panning and scrolling, cursor size and location, light pen, and underline.

#### **GRAPHICS CONTROLLER REGISTERS**

The Graphics Controller Index Register contains a 4bit index to the Graphics Controller Registers. The Set/Reset Register controls the format of the CPU data to display memory. It also works with the Enable Set/Reset Register. Reducing 32 bits of display data to 8 bits of CPU data is accomplished by the Color Compare Register. Data Rotate Registers specify the CPU data bits to be rotated and subjected to logical operations. The Read Map Select Register reduces memory data for the CPU in the four plane (16 color) graphics mode. The Graphics Mode Register controls the write, read, and shift register modes. The Miscellaneous Register handles graphics/text, chaining of odd/even planes, and display memory mapping. Additional registers include Color Don't Care and Bit Mask.

## ATTRIBUTE CONTROLLER AND COLOR PALETTE REGISTERS

The Attribute Controller Index Register contains a 5-bit index to the Attribute Controller Registers. A 6th bit is used to enable the video. The Attribute Controller Registers handle internal color lookup table mapping, text/graphics mode, overscan color, and color plane enable. The horizontal Pixel Panning and Pixel Padding Registers control pixel attributes on screen.

Color palette registers handle CPU reads and writes to I/O address range 3C6h-3C9h. Inmos IMSG176 (Brooktree BT471/476) compatible registers are documented in this manual.



#### **EXTENSION REGISTERS**

The 65535 defines a set of extension registers which are addressed with the 7-bit Extension Register Index. The I/O port address is fixed at 3D6-3D7h and read/write access is always enabled to improve software performance.

The extension registers handle a variety of interfacing, compatibility, and display functions as discussed below. They are grouped into the following logical groups for discussion purposes:

- 1. <u>Miscellaneous</u> Registers include the Version number, Dip Switch, CPU interface, paging control, memory mode control, and diagnostic functions.
- 2. <u>General Purpose</u> Registers handle video blanking and the video default color.
- 3. <u>Backwards Compatibility</u> Registers control Hercules, MDA, and CGA emulation modes. Write Protect functions are provided to increase flexibility in providing backwards compatibility.
- 4. Alternate Horizontal and Vertical Registers handle all horizontal and vertical timing, including sync, blank and offset. These are used for backwards compatibility.
- 5. <u>Flat Panel</u> Registers handle all internal logic specific to driving of flat panel displays.

**Note:** The state of most of the Standard VGA Registers is undefined at reset. All registers specific to the 65535 (Extension Registers) are summarized in the Extension Register Table.




### Global Control (Setup) Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SETUP	Setup Control	andrew.	W	46E8h (ISA bus only)	_	41
VSE	Video Subsystem Enable	_	W	3C3h (Local bus only)	_	41
ENAB	Global Enable	_	R/W	102h (Setup mode only)	_	42

#### SETUP CONTROL REGISTER (SETUP)

Write only at I/O Address 46E8h




This register is accessible in ISA bus configurations only. It is ignored completely in Local Bus configurations. It is also ignored if XR70 bit-7 is set to 1 (the default is 0).

This register is cleared by RESET.

- **2-0** Reserved (0)
- 3 VGA Enable
  - 0 VGA is disabled
  - 1 VGA is enabled
- 4 Setup Mode
  - 0 VGA is in Normal Mode
  - 1 VGA is in Setup Mode
- 7-5 Reserved (0)

### VIDEO SUBSYSTEM ENABLE REGISTER (VSE)

Write Only at I/O Address 3C3h



This register is accessible in Local Bus configurations only. It is ignored in ISA bus configurations (register 46E8 is used in ISA bus configurations). Access to this register may be disabled by setting XR70 bit-7 to 1 (the default is 0).


This register is cleared by RESET.

- 0 VGA Sleep
  - 0 VGA is disabled
  - 1 VGA is enabled
- **7-1** Reserved (0)



#### **GLOBAL ENABLE REGISTER (ENAB)**

Read/Write at I/O Address 102h



This register is only accessible in Setup Mode (enabled by register 46E8 in ISA bus configurations.

Bit-0 of this register is cleared by RESET in ISA bus configurations and set by RESET in Local Bus configurations.

- 0 VGA Sleep
  - 0 VGA is disabled
  - 1 VGA is enabled
- 7-1 Reserved (0)




### **General Control & Status Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ST00	Input Status 0	-	R	3C2h	_	43
ST01	Input Status 1	_	R	3BAh/3DAh	_	43
FCR	Feature Control	_	W	3BAh/3DAh	5	44
			R	3CAh		
MSR	Miscellaneous Output	_	W R	3C2h 3CCh	5	44

#### **INPUT STATUS REGISTER 0 (ST00)**

Read only at I/O Address at 3C2h



#### 3-0 Reserved (0)

#### 4 Switch Sense

This bit returns the Status of the SENSE pin or the Virtual Switch Register (XR1F) output if enabled by XR1F bit-7. XR1F bit-7 takes priority over the other settings if set.

#### 6-5 Reserved


These bits read back 00 in PC and PI bus configurations and 11 in MC configuration.

#### 7 CRT Interrupt Pending

- 0 Indicates no CRT interrupt is pending
- 1 Indicates a CRT interrupt is waiting to be serviced

#### **INPUT STATUS REGISTER 1 (ST01)**

Read only at I/O Address 3BAh/3DAh



#### 0 Display Enable/HSYNC Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-4).

- 0 Indicates DE or HSYNC inactive
- 1 Indicates DE or HSYNC active

#### **2-1** Reserved (0)

#### 3 Vertical Retrace/Video

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-5).

- 0 Indicates VSYNC or video inactive
- 1 Indicates VSYNC or video active

#### 5-4 Video Feedback 1, 0

These are diagnostic video bits which are selected via the Color Plane Enable Register.

#### 6 Reserved (0)


#### 7 VSync Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-6). It reflects the active status of the VSYNC output: 0=inactive, 1=active.



#### FEATURE CONTROL REGISTER (FCR)

Write at I/O Address 3BAh/3DAh Read at I/O Address 3CAh Group 5 Protection



#### 1-0 Feature Control

These bits are used internal to the chip in conjunction with the Configuration Register (XR01). When enabled by XR01 bits 2-3 and Misc Output Register bits 3-2 = 10, these bits determine the pixel clock frequency typically as follows:

FCR1:0 = 00 = 40.000 MHz FCR1:0 = 01 = 50.350 MHz FCR1:0 = 10 = User defined FCR1:0 = 11 = 44,900 MHz

This preserves compatibility with drivers developed for earlier generation Chips and Technologies VGA controllers.


- 2 Reserved (0)
- 3 Vsync Control

This bit is cleared by RESET.

- 0 VSync output on the VSYNC pin
- 1 Logical 'OR' of VSync and Display Enable output on the VSYNC pin


This capability is not typically very useful, but is provided for IBM compatibility.

#### 7-4 Reserved (0)



#### MISCELLANEOUS OUTPUT REGISTER (MSR)

Write at I/O Address 3C2h Read at I/O Address 3CCh Group 5 Protection



This register is cleared by RESET.

#### 0 I/O Address Select

This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01).

- 0 Select 3Bxh I/O address
- 1 Select 3Dxh I/O address

#### 1 RAM Enable

- 0 Prevent CPU access to display memory1 Allow CPU access to display memory
- 3-2 Clock Select. These bits usually select the dot clock source for the CRT interface:

MSR3:2 = 00 = Select CLK0 MSR3:2 = 01 = Select CLK1 MSR3:2 = 10 = Select CLK2 MSR3:2 = 11 = Select CLK3

See extension register XR01 bits 2-3 (Configuration) and FCR bits 0-1 for variations of the above clock selection mapping. See also XR1F (Virtual Switch Register) for additional functionality potentially controlled by these bits.

- 4 Reserved (0)
- 5 Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KByte page in display memory for CPU access: 0=select upper page; 1=select lower page.
- 6 CRT HSync Polarity. 0=pos, 1=neg
- 7 CRT VSync Polarity. 0=pos, 1=neg

(Blank pin polarity can be controlled via the Video Interface Register, XR28). XR55 bits 6-7 are used to control H/V sync polarity instead of these bits if XR51 bit-2 = 1 (display type = flat panel).




### **CGA / Hercules Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
MODE	CGA/Hercules Mode	-	R/W	3D8h	_	45
COLOR	CGA Color Select	_	R/W	3D9h	_	46
HCFG	Hercules Configuration	-	R/W	3BFh		46

## CGA/HERCULES MODE CONTROL REGISTER (MODE)

Read/Write at I/O Address 3B8h/3D8h



This register is effective only in CGA and Hercules modes. It is accessible if CGA or Hercules emulation mode is selected or the extension registers are enabled. If the extension registers are enabled, the address is determined by the address select in the Miscellaneous Outputs register. Otherwise the address is determined by the emulation mode. It is cleared by RESET.

#### 0 CGA 80/40 Column Text Mode

- 0 Select 40 column CGA text mode
- 1 Select 80 column CGA text mode

#### 1 CGA/Hercules Graphics/Text Mode

- 0 Select text mode
- 1 Select graphics mode

#### 2 CGA Mono/Color Mode

- 0 Select CGA color mode
- 1 Select CGA monochrome mode

#### 3 CGA/Hercules Video Enable

- 0 Blank the screen
- 1 Enable video output

#### 4 CGA High Resolution Mode

- 0 Select 320x200 graphics mode
- Select 640x200 graphics mode

#### 5 CGA/Hercules Text Blink Enable

- O Disable character blink attribute (blink attribute bit-7 used to control background intensity)
- 1 Enable character blink attribute


#### 6 Reserved (0)

#### 7 Hercules Page Select

- O Select the lower part of memory (starting address B0000h) in Hercules Graphics Mode
- 1 Select the upper part of the memory (starting address B8000h) in Hercules Graphics Mode



## CGA COLOR SELECT REGISTER (COLOR) Read/Write at I/O Address 3D9h



This register is effective only in CGA modes. It is accessible if CGA emulation mode is selected or the extension registers are enabled. This register may also be read or written as an Extension Register (XR7E). It is cleared by RESET.

#### 3-0 Color

320x200 4-color: Background Color (color when the pixel value is 0)

The foreground colors (colors when the pixel value is 1-3) are determined by bit-5 of this register.

640x200 2-color:

Foreground Color (color when the pixel value is 1)

The background color (color when the pixel value is 0) is black.

#### 4 Intensity Enable

Text Mode:

Enables intensified background colors

Ů.

320x200 4-color:

Enables intensified

colors 0-3

640x200 2-color:

Don't care

#### 5 Color Set Select


This bit selects one of two available CGA color palettes to be used in 320x200 graphics mode (it is ignored in all other modes) according to the following table:

Pixel Value	Color Set 0	Color Set 1
0 0	Color per bits 0-3	Color per bits 0-3
0 1	Green	Ćyan
1 0	Red	Magenta White
1 1	Brown	White

#### **7-6** Reserved (0)

## HERCULES CONFIGURATION REGISTER (HCFG)

Write only at I/O Address 3BFh



This register is effective only in Hercules mode. It is accessible in Hercules emulation mode or if the extension registers are enabled. It may be read back through XR14 bits 2 & 3. It is cleared by RESET.

#### 0 Enable Graphics Mode

- O Lock the chip in Hercules text mode. In this mode, the CPU has access only to memory address range B0000h-B7FFh (in text mode the same area of display memory wraps around 8 times within this range such that B0000 accesses the same display memory location as B1000, B2000, etc.).
- 1 Permit entry to Hercules Graphics mode

#### 1 Enable Memory Page 1

- O Prevent setting of the Page Select bit (bit 7 of the Hercules Mode Control Register). This function also restricts memory usage to addresses B0000h-B7FFFh.
- 1 The Page Select bit can be set and the upper part of display memory (addresses B8000h BFFFFh) is available.

### **7-2** Reserved (0)




### **Sequencer Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SRX	Sequencer Index	_	R/W	3C4h	1	47
SR00	Reset	00h	R/W	3C5h	1.	47
SR01	Clocking Mode	01h	R/W	3C5h	1	48
SR02	Plane/Map Mask	02h	Ŕ/W	3C5h	ī	48
SR03	Character Font	03h	R/W	3C5h	ĩ	49
SR04	Memory Mode	04h	R/W	3C5h	1	50
SR07	Horizontal Character Counter Reset	07h	W	3C5h	_	50

#### SEQUENCER INDEX REGISTER (SRX)

Read/Write at I/O Address 3C4h



This register is cleared by reset.


#### 2-0 Sequencer Index

These bits contain a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

#### 7-3 Reserved (0)

#### **SEQUENCER RESET REGISTER (SR00)**

Read/Write at I/O Address 3C5h Index 00h Group 1 Protection



#### 0 Asynchronous Reset

- 0 Force asynchronous reset
- 1 Normal operation

Display memory data will be corrupted if this bit is set to zero.

#### 1 Synchronous Reset

- 0 Force synchronous reset
- 1 Normal operation


Display memory data is not corrupted if this bit is set to zero for a short period of time (a few tenths of a microsecond).

#### 7-2 Reserved (0)



## SEQUENCER CLOCKING MODE REGISTER (SR01)

Read/Write at I/O Address 3C5h Index 01h Group 1 Protection



#### 0 8/9 Dot Clocks

This bit determines whether a character clock is 8 or 9 dot clocks long.

- 0 Select 9 dots/character clock
- 1 Select 8 dots/character clock

#### 1 Reserved (0)

#### 2 Shift Load

- O Load video data shift registers every character clock
- 1 Load video data shift registers every other character clock

Bit-4 of this register must be 0 for this bit to be effective.

#### 3 Input Clock Divide

- Sequencer master clock output on the PCLK pin (used for 640 (720) pixel modes)
- 1 Master clock divided by 2 output on the PCLK pin (used for 320 (360) pixel modes)

#### 4 Shift 4

- Load video shift registers every 1 or 2 character clocks (depending on bit-2 of this register)
- Load shift registers every 4th character clock.


#### 5 Screen Off

- 0 Normal Operation
- Disable video output and assign all display memory bandwidth for CPU accesses

#### **7-6** Reserved (0)

## SEQUENCER PLANE/MAP MASK REGISTER (SR02)

Read/Write at I/O Address 3C5h Index 02h Group 1 Protection



#### 3-0 Color Plane Enable

- 0 Write protect corresponding color plane
- 1 Allow write to corresponding color plane.


In Odd/Even and Quad modes, these bits still control access to the corresponding color plane.

#### 7-4 Reserved (0)



## CHARACTER FONT SELECT REGISTER (SR03)

Read/Write at I/O Address 3C5h Index 03h Group 1 Protection



In text modes, bit-3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit-3 controls the foreground intensity.

SR04 bit-1 must be 1 for the character font select function to be active. Otherwise, only character fonts 0 and 4 are available.

- 1-0 High order bits of Character Generator Select B
- 3-2 High order bits of Character Generator Select A
- 4 Low order bit of Character Generator Select B
- 5 Low order bit of Character Generator Select A
- **7-6** Reserved (0)

The following table shows the display memory plane selected by the Character Generator Select A and B bits.

Code	Character Generator Table Location
0	First 8K of Plane 2
1	Second 8K of Plane 2
2	Third 8K of Plane 2
3	Fourth 8K of Plane 2
4	Fifth 8K of Plane 2
5	Sixth 8K of Plane 2
6	Seventh 8K of Plane 2
7	Eighth 8K of Plane 2

where 'code' is:

Character Generator Select A (bits 3, 2, 5) when bit-3 of the the attribute byte is one.


Character Generator Select B (bits 1, 0, 4) when bit-3 of the attribute byte is zero.

49



#### SEQUENCER MEMORY MODE REGISTER (SR04)

Read/Write at I/O Address 3C5h Index 04h Group 1 Protection



#### 0 Reserved (0)

#### 1 Extended Memory

- O Restrict CPU access to 4/16/32 K Bytes
- 1 Allow complete access to memory

This bit should normally be 1.

#### 2 Odd/Even Mode

- O CPU accesses to Odd/Even addresses are directed to corresponding odd/even planes
- 1 All planes are accessed simultaneously (IRGB color)

Bit-3 of this register must be 0 for this bit to be effective. This bit affects only CPU write accesses to display memory.

#### 3 Quad Four Mode


- O CPU addresses are mapped to display memory as defined by bit-2 of this register
- 1 CPU addresses are mapped to display memory modulo 4. The two low order CPU address bits select the display memory plane.

This bit affects both CPU reads and writes to display memory.

#### 7-4 Reserved (0)

### SEQUENCER HORIZONTAL CHARACTER COUNTER RESET (SR07)

Read/Write at I/O Address 3C5h Index 07h



Writing to SR07 with any data will cause the horizontal character counter to be held reset (character counter output = 0) until a write to any other sequencer register with any data value. The write to any index in the range 0-6 clears the latch that is holding the reset condition on the character counter.

The vertical line counter is clocked by a signal derived from horizontal display enable (which does not occur if the horizontal counter is held reset). Therefore, if the write to SR07 occurs during vertical retrace, the horizontal and vertical counters will both be set to zero. A write to any other sequencer register may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.



### **CRT Controller Registers**


Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
CRX	CRTC Index	<del>-</del>	R/W	3B4h/3D4h	_	52
CR00	Horizontal Total	00h	R/W	3B5h/3D5h	0	52
CR01	Horizontal Display Enable End	01h	R/W	3B5h/3D5h	0	52
CR02	Horizontal Blank Start	02h	R/W	3B5h/3D5h	0	53
CR03	Horizontal Blank End	03h	R/W	3B5h/3D5h	0	53
CR04	Horizontal Sync Start	04h	R/W	3B5h/3D5h	0	54
CR05	Horizontal Sync End	05h	R/W	3B5h/3D5h	0	54
CR06	Vertical Total	06h	R/W	3B5h/3D5h	0	55
CR07	Overflow	07h	R/W	3B5h/3D5h	0/3	55
CR08	Preset Row Scan	08h	R/W	3B5h/3D5h	3	56
CR09	Maximum Scan Line	09h	R/W	3B5h/3D5h	2/4	56
CR0A	Cursor Start Scan Line	0Ah	R/W	3B5h/3D5h	2	57
CR0B	Cursor End Scan Line	0Bh	R/W	3B5h/3D5h	2	57
CR0C	Start Address High	0Ch	R/W	3B5h/3D5h	_	58
CR0D	Start Address Low	0Dh	R/W	3B5h/3D5h	_	58
CR0E	Cursor Location High	0Eh	R/W	3B5h/3D5h	_	58
CR0F	Cursor Location Low	0Fh	R/W	3B5h/3D5h	-	58
CR10	Vertical Sync Start (See Note 2)	10h	W or R/W	3B5h/3D5h	4	59
CR11	Vertical Sync End (See Note 2)	11h	W or R/W	3B5h/3D5h	3/4	59
CR10	Lightpen High (See Note 2)	10h	R	3B5h/3D5h		59
CR11	Lightpen Low (See Note 2)	11h	R	3B5h/3D5h	_	59
CR12	Vertical Display Enable End	12h	R/W	3B5h/3D5h	4	60
CR13	Offset	13h	R/W	3B5h/3D5h	3	60
CR14	Underline Row	14h	R/W	3B5h/3D5h	3	60
CR15	Vertical Blank Start	15h	R/W	3B5h/3D5h	4	61
CR16	Vertical Blank End	16h	R/W	3B5h/3D5h	4	61
CR17	CRT Mode Control	17h	R/W	3B5h/3D5h	3/4	62
CR18	Line Compare	18h	R/W	3B5h/3D5h	3	63
CR22	Memory Data Latches	22h	R	3B5h/3D5h	_	64
CR24	Attribute Controller Toggle	24h	R	3B5h/3D5h	_	64

Note 1: When MDA or Hercules emulation is enabled, the CRTC I/O address should be set to 3B0h-3B7h by setting the I/O address select bit in the Miscellaneous Output register (3C2h/3CCh bit-0) to zero. When CGA emulation is enabled, the CRTC I/O address should be set to 3D0h-3D7h by setting Misc Output Register bit-0 to 1.

Note 2: In the EGA, all CRTC registers except the cursor (CR0C-CR0F) and light pen (CR10 and CR11) registers are write-only (i.e., no read back). In both the EGA and VGA, the light pen registers are at index locations conflicting with the vertical sync registers. This would normally prevent reads and writes from occurring at the same index. Since the light pen registers are not normally useful, the VGA provides software control (CR03 bit-7) of whether the vertical sync or light pen registers are readable at indices 10-11.



## CRTC INDEX REGISTER (CRX) Read/Write at I/O Address 3B4h/3D4h




#### 5-0 CRTC Data Register Index

#### 7-6 Reserved (0)

### HORIZONTAL TOTAL REGISTER (CR00)

Read/Write at I/O Address 3B5h/3D5h Index 00h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 7-0 Horizontal Total

Total number of character clocks per line = contents of this register + 5. This register determines the horizontal sweep rate.

## HORIZONTAL DISPLAY ENABLE END REGISTER (CR01)

Read/Write at I/O Address 3B5h/3D5h Index 01h Group 0 Protection



This register is used for all VGA and EGA modes on CRTs. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.


#### 7-0 Horizontal Display

Number of Characters displayed per scan line -1.



#### HORIZONTAL BLANK START REGISTER (CR02)

Read/Write at I/O Address 3B5h/3D5h Index 02h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 7-0 Horizontal Blank Start

These bits specify the beginning of horizontal blank in terms of character clocks from the beginning of the display scan. The period between Horizontal Display Enable End and Horizontal Blank Start is the right side border on screen.

#### HORIZONTAL BLANK END REGISTER (CR03)

Read/Write at I/O Address 3B5h/3D5h Index 03h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 4-0 Horizontal Blank End

These are the lower 5 bits of the character clock count used to define the end of horizontal blank. The interval between the end of horizontal blank and the beginning of the display (a count of 0) is the left side border on the screen. If the horizontal blank width desired is W clocks, the 5-bit value programmed in this register = [contents of CR02 + W] and 1Fh. The most significant bit is programmed in CR05 bit-7. This bit = [(CR02 + W) and CR05]/20h.

#### 6-5 Display Enable Skew Control

Defines the number of character clocks that the Display Enable signal is delayed to compensate for internal pipeline delays.


#### 7 Light Pen Register Enable

This bit must be 1 for normal operation; when this bit is 0, CRTC registers CR10 and CR11 function as lightpen readback registers.



#### HORIZONTAL SYNC START REGISTER (CR04)

Read/Write at I/O Address 3B5h/3D5h Index 04h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 7-0 Horizontal Sync Start

These bits specify the beginning of Hsync in terms of Character clocks from the beginning of the display scan. These bits also determine display centering on the screen.

#### HORIZONTAL SYNC END REGISTER (CR05)

Read/Write at I/O Address 3B5h/3D5h Index 05h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 4-0 Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of Horizontal Sync. If the horizontal sync width desired is N clocks, then these bits = (N + contents of CR04) and 1Fh.

#### 6-5 Horizontal Sync Delay

These bits specify the number of character clocks that the Horizontal Sync is delayed to compensate for internal pipeline delays.


#### 7 Horizontal Blank End Bit 5

This bit is the sixth bit of the Horizontal Blank End Register (CR03).



#### **VERTICAL TOTAL REGISTER (CR06)**

Read/Write at I/O Address 3B5h/3D5h Index 06h Group 0 Protection



This register is used in all modes.


#### 7-0 Vertical Total

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow Register. The Vertical Total value specifies the total number of scan lines (horizontal retrace periods) per frame.

Programmed Count = Actual Count -2

#### **OVERFLOW REGISTER (CR07)**

Read/Write at I/O Address 3B5h/3D5h Index 07h Group 0 Protection on bits 0-3 and bits 5-7 Group 3 Protection on bit 4



This register is used in all modes.


- 0 Vertical Total Bit 8
- 1 Vertical Display Enable End Bit 8
- 2 Vertical Sync Start Bit 8
- 3 Vertical Blank Start Bit 8
- 4 Line Compare Bit 8
- 5 Vertical Total Bit 9
- 6 Vertical Display Enable End Bit 9
- 7 Vertical Sync Start Bit 9

55



#### PRESET ROW SCAN REGISTER (CR08)

Read/Write at I/O Address 3B5h/3D5h Index 08h Group 3 Protection



#### 4-0 Start Row Scan Count

These bits specify the starting row scan count after each vertical retrace. Every horizontal retrace increments the character row scan line counter. The horizontal row scan counter is cleared at maximum row scan count during active display. This register is used for soft scrolling in text modes.


#### 6-5 Byte Panning Control

These bits specify the lower order bits for the display start address. They are used for horizontal panning in Odd/Even and Quad modes.

#### 7 Reserved (0)

#### MAXIMUM SCAN LINE REGISTER (CR09)

Read/Write at I/O Address 3B5h/3D5h Index 09h Group 2 Protection on bits 0-4 Group 4 Protection on bits 5-7



#### 4-0 Scan Lines Per Row

These bits specify the number of scan lines in a row:

Programmed Value = Actual Value -1


- 5 Vertical Blank Start Register Bit 9
- 6 Line Compare Register Bit 9
- 7 Double Scan
  - 0 Normal Operation
  - 1 Enable scan line doubling

The vertical parameters in the CRT Controller (even for a split screen) are not affected, only the CRTC row scan counter (bits 0-4 of this register) and display memory addressing screen refresh are affected.



## CURSOR START SCAN LINE REGISTER (CR0A)

Read/Write at I/O Address 3B5h/3D5h Index 0Ah Group 2 Protection



#### 4-0 Cursor Start Scan Line

These bits specify the scan line of the character row where the cursor display begins.


#### 5 Cursor Off

- 0 Text Cursor On
- 1 Text Cursor Off

#### 7-6 Reserved (0)

## CURSOR END SCAN LINE REGISTER (CR0B)

Read/Write at I/O Address 3B5h/3D5h Index 0Bh Group 2 Protection



#### 4-0 Cursor End Scan Line

These bits specify the scan line of a character row where the cursor display ends (i.e., last scan line for the block cursor):

Programmed Value = Actual Value + 1

#### 6-5 Cursor Delay

These bits define the number of character clocks that the cursor is delayed to compensate for internal pipeline delay.


#### 7 Reserved (0)

Note: If the Cursor Start Line is greater than the Cursor End Line, then no cursor is generated.



#### START ADDRESS HIGH REGISTER (CR0C)

Read/Write at I/O Address 3B5h/3D5h Index 0Ch




#### 7-0 Display Start Address High

This register contains the upper 8 bits of the display start address. In CGA / MDA / Hercules modes, this register wraps around at the 16K, 32K, and 64Kbyte boundaries respectively.

#### **CURSOR LOCATION HIGH REGISTER (CR0E)**

Read/Write at I/O Address 3B5h/3D5h Index 0Eh




#### 7-0 Text Cursor Location High

This register contains the upper 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64Kbyte boundaries respectively.

### START ADDRESS LOW REGISTER (CR0D)

Read/Write at I/O Address 3B5h/3D5h Index 0Dh




#### 7-0 Display Start Address Low

This register contains the lower 8 bits of the display start address. The display start address points to the memory address corresponding to the top left corner of the screen.

#### **CURSOR LOCATION LOW REGISTER (CR0F)**

Read/Write at I/O Address 3B5h/3D5h Index 0Fh



#### 7-0 Text Cursor Location Low

This register contains the lower 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64Kbyte boundaries respectively.



#### **LIGHTPEN HIGH REGISTER (CR10)**

Read only at I/O Address 3B5h/3D5h Index 10h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.


#### **LIGHTPEN LOW REGISTER (CR11)**

Read only at I/O Address 3B5h/3D5h Index 11h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.

### **VERTICAL SYNC START REGISTER (CR10)**

Read/Write at I/O Address 3B5h/3D5h Index 10h Group 4 Protection




This register is used in all modes. This register is not readable in (Line Compare bit-9) MDA/Hercules emulation or when CR03 bit-7=1.

#### 7-0 Vertical Sync Start

The eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRTC Overflow Register. They define the scan line position at which Vertical Sync becomes active.

#### VERTICAL SYNC END REGISTER (CR11)

Read/Write at I/O Address 3B5h/3D5h Index 11h Group 3 Protection for bits 4 and 5 Group 4 Protection for bits 0-3, 6, and 7



This register is used in all modes. This register is not readable in MDA/Hercules emulation or when CR03 bit-7=1.

#### 3-0 Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. If the vertical sync width desired is N lines, then bits 3-0 of this register = (CR10 + N) AND 0Fh.

#### 4 Vertical Interrupt Clear

0=Clear vertical interrupt generated on the IRQ output; 1=Normal operation. This bit is cleared by RESET.

#### 5 Vertical Interrupt Enable

- 0 Enable vertical interrupt (default)
- 1 Disable vertical interrupt

This bit is cleared by RESET.

#### 6 Select Refresh Type

- 0 3 refresh cycles per scan line
- 1 5 refresh cycles per scan line

#### 7 Group Protect 0

This bit is logically ORed with XR15 bit-6 to determine the protection for group 0 registers. This bit is cleared by RESET.


- 0 Enable writes to CR00-CR07
- 1 Disable writes to CR00-CR07

CR07 bit-4 (Line Compare bit-9) is not affected by this bit.



#### VERTICAL DISPLAY ENABLE END REGISTER (CR12)

Read/Write at I/O Address 3B5h/3D5h Index 12h Group 4 Protection




#### 7-0 Vertical Display Enable End

These are the eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow register. The actual count = Contents of this register + 1.

#### OFFSET REGISTER (CR13)


Read/Write at I/O Address 3B5h/3D5h Index 13h Group 3 Protection



Display Buffer Width. The byte starting 7-0 address of the next display row = Byte Start Address for current row + K* (CR13 +  $\mathbb{Z}/2$ ), where  $\mathbb{Z} = \text{bit defined in XROD}$ ,  $\mathbb{K} = 2$ in byte mode, and K = 4 in word mode. Byte, word and double word mode is selected by bit-6 of CR17 and bit-6 of CR14. A less significant bit than bit-0 of this register is defined in the Auxiliary Offset register (XR0D). This allows finer resolution of the bit map width. Byte, word and doubleword mode affects the translation of the 'logical' display memory address to the 'physical' display memory address.

#### **UNDERLINE LOCATION REGISTER (CR14)**

Read/Write at I/O Address 3B5h/3D5h Index 14h Group 3 Protection



#### 4-0 Underline Position

These bits specify the underline's scan line position within a character row.

Programmed Value = Actual scan line number - 1

#### 5 Count by 4 for Doubleword Mode

- O Frame Buffer Address is incremented by 1 or 2
- 1 Frame Buffer Address is incremented by 4 or 2

See CR17 bit-3 for further details.

#### 6 Doubleword Mode

- 0 Frame Buffer Address is byte or word address
- 1 Frame Buffer Address is doubleword address


This bit is used in conjunction with CR17 bit-6 to select the display memory addressing mode.

#### 7 Reserved (0)



#### VERTICAL BLANK START REGISTER (CR15)

Read/Write at I/O Address 3B5h/3D5h Index 15h Group 4 Protection




This register is used in all modes.

#### 7-0 Vertical Blank Start

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers respectively. Together these 10 bits define the scan line position where vertical blank begins. The interval between the end of the vertical display and the beginning of vertical blank is the bottom border on the screen.

#### VERTICAL BLANK END REGISTER (CR16) Read/Write at I/O Address 3B5h

Read/Write at I/O Address 3B5h/3D5h Index 16h Group 4 Protection



This register is used in all modes.


#### 7-0 Vertical Blank End

These are the 8 low order bits of the scan line count which specifies the end of Vertical Blank. If the vertical blank width desired is Z lines these bits = (Vertical Blank Start + Z) and OFFh.



#### **CRT MODE CONTROL REGISTER (CR17)**

Read/Write at I/O Address 3B5h/3D5h Index 17h Group 3 Protection for bits 0, 1, and 3-7 Group 4 Protection for bit 2



#### 0 Compatibility Mode Support

This bit allows compatibility with the IBM CGA two-bank graphics mode.

- O Character row scan line counter bit 0 is substituted for memory address bit 13 during active display time
- 1 Normal operation, no substitution takes place

#### 1 Select Row Scan Counter

This bit allows compatibility with Hercules graphics and with any other 4-bank graphics system.

- O Character row scan line counter bit 1 is substituted for memory address bit 14 during active display time
- 1 Normal operation, no substitution takes place

#### 2 Vertical Sync Select

This bit controls the vertical resolution of the CRT Controller by permitting selection of the clock rate input to the vertical counters. When set to 1, the vertical counters are clocked by the horizontal retrace clock divided by 2.

#### 3 Count By Two

- 0 Memory address counter is incremented every character clock
- 1 Memory address counter is incremented every two character clocks, used in conjunction with bit 5 of 0Fh.

**Note:** This bit is used in conjunction with CR14 bit-5. The net effect is as follows:

CR14	CR17	Increment Addressing
<u>Bit-5</u>	<u>Bit-3</u>	Every
0	0	1 CCLK
0	1	2 CCLK
1	0	4 CCLK
1	1	2 CCLK

Note: In Hercules graphics and Hi-res CGA modes, address increments every two clocks.

#### 4 Reserved (0)

- 5 Address Wrap (effective only in word mode)
  - 0 Wrap display memory address at 16 Kbytes. Used in IBM CGA mode.
  - 1 Normal operation (extended mode).

#### 6 Word Mode or Byte Mode

- O Select Word Mode. In this mode the display memory address counter bits are shifted down by one, causing the most-significant bit of the counter to appear on the least-significant bit of the display memory address output
- 1 Select byte mode

Note: This bit is used in conjunction with CR14 bit-6 to select byte, word, or double word memory addressing as follows:

CR14	CR17	
<u>Bit-6</u>	<u>Bit-6</u>	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	Double Word Mode
1	1	Double Word Mode

Display memory addresses are affected as shown in the table on the following page.

#### 7 CRTC Reset

- O Force HSYNC and VSYNC inactive. No other registers or outputs affected.
- 1 Normal Operation

This bit is cleared by RESET.



Display memory addresses are affected by CR17 bit 6 as shown in the table below:

Logical	Physi	cal Memory	Address
Memory	Byte	Word	Double Word
Address	Mode	Mode	Mode
MA00	A00	Note 1	Note 2
MA01	A01	A00	Note 3
MA02	A02	A01	A00
MA03	A03	A02	A01
MA04	A04	A03	A02
MA05	A05	A04	A03
MA06	A06	A05	A04
MA07	A07	A06	A05
MA08	A08	A07	A06
MA09	A09	A08	A07
MA10	A10	A09	A08
MA11	A11	A10	A09
MA12	A12	A11	A10
MA13	A13	A12	A11
MA14	A14	A13	A12
MA15	A15	A14	A13

Note 1 = A13 * NOT CR17 bit 5


+ A15 * CR17 bit 5

Note 2 = A12 xor (A14 * XR04 bit 2)

Note 3 = A13 xor (A15 * XR04 bit 2)

#### LINE COMPARE REGISTER (CR18)

Read/Write at I/O Áddress 3B5h/3D5h Index 18h Group 3 Protection




#### 7-0 Line Compare Target

These are the low order 8 bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers, respectively. This register is used to implement a split screen function. When the scan line counter value is equal to the contents of this register, the memory address counter is cleared to 0. The display memory address counter then sequentially addresses the display memory starting at address 0. Each subsequent row address is generated by the addition of the Offset Register contents. This register is not affected by the double scanning bit (CR09 bit 7).



#### MEMORY DATA LATCH REGISTER (CR22)

Read only at I/O Address 3B5h/3D5h Index 22h




This register may be used to read the state of Graphics Controller Memory Data Latch 'n', where 'n' is controlled by the Graphics Controller Read Map Select Register (GR04 bits 0–1) and is in the range 0–3.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

## ATTRIBUTE CONTROLLER TOGGLE REGISTER (CR24)

Read only at I/O Address 3B5h/3D5h Index 24h



#### 6-0 Reserved (0)

#### 7 Index/Data

This bit may be used to read back the state of the attribute controller index/data latch. This latch indicates whether the next write to the attribute controller at 3C0h will be to the register index pointer or to an indexed register.

- 0 Next write is to the index
- 1 Next write is to an indexed register

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.




### **Graphics Controller Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
GRX	Graphics Index	<del>-</del>	R/W	3CEh	1	65
GR00	Set/Reset	00h	R/W	3CFh	1	65
GR01	Enable Set/Reset	01h	R/W	3CFh	1	66
GR02	Color Compare	02h	R/W	3CFh	1	66
GR03	Data Rotate	03h	R/W	3CFh	1	67
GR04	Read Map Select	04h	R/W	3CFh	1	67
GR05	Graphics mode	05h	R/W	3CFh	1	68
GR06	Miscellaneous	06h	R/W	3CFh	1	70
GR07	Color Don't Care	07h	R/W	3CFh	1	70
GR08	Bit Mask	08h	R/W	3CFh	1	71

## GRAPHICS CONTROLLER INDEX REGISTER (GRX)

Write only at I/O Address 3CEh Group 1 Protection




#### 3-0 4-bit Index to Graphics Controller Registers

#### 7-4 Reserved (0)

#### SET/RESET REGISTER (GR00)

Read/Write at I/O Address 3CFh Index 00h Group 1 Protection



The SET/RESET and ENABLE SET/RESET registers are used to 'expand' 8 bits of CPU data to 32 bits of display memory.

#### 3-0 Set / Reset Planes 3-0


When the Graphics Mode register selects Write Mode 0, all 8 bits of each display memory plane are set as specified in the corresponding bit in this register. The Enable Set/Reset register (GR01) allows selection of some of the source of data to be written to individual planes. In Write Mode 3 (see GR05), these bits determine the color value.

#### 7-4 Reserved (0)



#### **ENABLE SET/RESET REGISTER (GR01)**

Read/Write at I/O Address 3CFh
Index 01h
Group 1 Protection



#### 3-0 Enable Set / Reset Planes 3-0


This register works in conjunction with the Set/Reset register (GR00). The Graphics Mode register must be programmed to Write Mode 0 in order for this register to have any effect.

- O The corresponding plane is written with the data from the CPU data bus
- 1 The corresponding plane is set to 0 or 1 as specified in the Set/Reset Register

#### 7-4 Reserved (0)

#### **COLOR COMPARE REGISTER (GR02)**

Read/Write at I/O Address 3CFh Index 02h Group 1 Protection



#### 3-0 Color Compare Planes 3-0


This register is used to 'reduce' 32 bits of memory data to 8 bits for the CPU in 4-plane graphics mode. These bits provide a reference color value to compare to data read from display memory planes 0-3. The Color Don't Care register (GR07) is used to affect the result. This register is active only if the Graphics Mode register (GR05) is set to Read Mode 1. A match between the memory data and the Color Compare register (GR02) (for the bits specified in the Color Don't Care register) causes a logical 1 to be placed on the CPU data bus for the corresponding data bit; a mis-match returns a logical 0.

#### 7-4 Reserved (0)



#### **DATA ROTATE REGISTER (GR03)**

Read/Write at I/O Address 3CFh Index 03h Group 1 Protection



#### 2-0 Data Rotate Count

These bits specify the number of bits to rotate to the right the data being written by the CPU. The CPU data bits are first rotated, then subjected to the logical operation as specified in the Function Select bit field. The rotate function is active only if the Graphics Mode register is programmed for Write Mode 0.

#### 4-3 Function Select


These Function Select bits specify the logical function performed on the contents of the processor latches (loaded on a previous CPU read cycle) before the data is written to display memory. These bits operate as follows:

Bit 4	Bit 3	Result
0	0	No change to the Data
0	1	Logical 'AND' between Data
		and latched data
1	0	Logical 'OR' between Data
		and latched data
1	1	Logical 'XOR' between Data
		and latched data

#### 7-5 Reserved (0)

#### READ MAP SELECT REGISTER (GR04)

Read/Write at I/O Address 3CFh Index 04h Group 1 Protection



#### 1-0 Read Map Select

This register is also used to 'reduce' 32 bits of memory data to 8 bits for the CPU in the 4-plane graphics mode. These bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even mode, bit-0 is ignored. In Quad mode, bits 0 and 1 are both ignored.

The four memory maps are selected as follows:


<u>Bit 1</u>	<u>Bit 0</u>	Map Selected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

#### 7-2 Reserved (0)



#### **GRAPHICS MODE REGISTER (GR05)**

Read/Write at I/O Address 3CFh Index 05h Group 1 Protection



#### 1-0 Write Mode

For 16-bit writes, the operation is repeated on the lower and upper bytes of CPU data.

- Write Mode
- $\frac{1}{0}$  $\bar{\mathbf{0}}$ Write mode 0. Each of the four display memory planes is written with the CPU data rotated by the number of counts in the Rotate Register, except when the Set/Reset Register is enabled for any of the four planes. When the Set/Reset Register is enabled, the corresponding plane is written with the data stored in the Set/Reset Register.
- 0 Write mode 1. Each of the four display memory planes is written with the data previously loaded in the processor latches. These latches are loaded during all read operations.
- Write mode 2. The CPU data bus 1 data is treated as the color value for the addressed byte in planes 0-3. All eight pixels in the addressed byte are modified unless protected by the Bit Mask register setting. A logical 1 in the Bit Mask register sets the corresponding pixel in the addressed byte to the color specified on the data bus. A 0 in the Bit Mask register sets the corresponding pixel in the addressed byte the to

corresponding pixel in the processor latches. The Set/Reset and Enable Set/Reset registers are ignored. The Function Select bits in the Data Rotate register are used.

1 Write mode 3. The CPU data is rotated then logically ANDed with the contents of the Bit Mask register (GR08) and then treated as the addressed data's bit mask, while the contents of the Set/Reset register is treated as the color value.

> A '0' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the corresponding pixel in the processor latches.

> A '1' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the color value specified in the Set/Reset register.

> The Enable Set/Reset register is ignored. The Data Rotate is used. This write mode can be used to fill an area with a single color and pattern.

#### 2 Reserved (0)

#### 3 Read Mode

- The CPU reads data from one of the planes as selected in the Read Map Select register.
- The CPU reads the 8-bit result of the logical comparison between all eight pixels in the four display planes and the contents of the Color Compare and Color Don't Care registers. The CPU reads a logical 1 if a match occurs for each pixel and logical 0 if a mis-match occurs. In 16-bit read cycles, this operation is repeated on the lower and upper bytes.

(Continued on following page)



#### 4 Odd/Even Mode

- 0 All CPU addresses sequentially access all planes
- Even CPU addresses access planes 0 and 2, while odd CPU addresses access planes 1 and 3. This option is useful for compatibility with the IBM CGA memory organization.

#### 6-5 Shift Register Mode

These two bits select the data shift pattern used when passing data from the four memory planes through the four video shift registers. If data bits 0-7 in memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7 respectively, then the data in the serial shift registers is shifted out as follows:

<u>65</u>	Last Bit Shifted Out			Shi <u>Direc</u>		<b>&gt;</b>		1st Bit Shifted Out	Out- put <u>to:</u>
00:	M0D0	M0D1	M0D2	M0D3	M0D4	M0D5	M0D6	M0D7	Bit 0
	M1D0	M1D1	M1D2	M1D3	M1D4	M1D5	M1D6	M1D7	Bit 1
	M2D0	M2D1	M2D2	M2D3	M2D4	M2D5	M2D6	M2D7	Bit 2
	M3D0	M3D1	M3D2	M3D3	M3D4	M3D5	M3D6	M3D7	Bit 3
01:	M1D0	M1D2	M1D4	M1D6	M0D0	M0D2	M0D4	M0D6	Bit 0
	M1D1	M1D3	M1D5	M1D7	M0D1	M0D3	M0D5	M0D7	Bit 1
	M3D0	M3D2	M3D4	M3D6	M2D0	M2D2	M2D4	M2D6	Bit 2
	M3D1	M3D3	M3D5	M3D7	M2D1	M2D3	M2D5	M2D7	Bit 3
1x:	M3D0	M3D4	M2D0	M2D4	M1D0	M1D4	M0D0	M0D4	Bit 0
	M3D1	M3D5	M2D1	M2D5	M1D1	M1D5	M0D1	M0D5	Bit 1
	M3D2	M3D6	M2D2	M2D6	M1D2	M1D6	M0D2	M0D6	Bit 2
	M3D3	M3D7	M2D3	M2D7	M1D3	M1D7	M0D3	M0D7	Bit 3

Note:

If the Shift Register is not loaded every character clock (see SR01 bits 2&4) then the four 8-bit shift registers are effectively 'chained' with the output of shift register 1 becoming the input to shift register 0 and so on. This allows one to have a large monochrome (or 4 color) bit map and display one portion thereof.

Note: If XR28 bit-4 is set (8-bit video path), GR05 bit-6 must be set to 0:


0x and XR28 bit-4=1:	M3D0	M2D0	M1D0	M0D0	Bit 0
	M3D1	M2D1	M1D1	M0D1	Bit 1
	M3D2	M2D2	M1D2	M0D2	Bit 2
	M3D3	M2D3	M1D3	M0D3	Bit 3
	M3D4	M2D4	M1D4	MOD4	Bit 4
	M3D5	M2D5	M1D5	MOD5	Bit 5
	M3D6	M2D6	M1D6	M0D6	Bit 6
	M3D7	M2D7	M1D7	M0D7	Bit 7

#### 7 Reserved (0)



#### **MISCELLANEOUS REGISTER (GR06)**

Read/Write at I/O Address 3CFh Index 06h Group 1 Protection



#### 0 Graphics/Text Mode

- 0 Text Mode
- 1 Graphics mode

#### 1 Chain Odd/Even Planes

This mode can be used to double the address space into display memory.

1 CPU address bit A0 is replaced by a higher order address bit. The state of A0 determines which memory plane is to be selected:

> A0 = 0: select planes 0 and 2 A0 = 1: select planes 1 and 3

0 A0 not replaced

#### 3-2 Memory Map Mode


These bits control the mapping of the display memory into the CPU address space as follows (also used in extended modes):

Bit 3	Bit 2	CPU Address
0	0	A0000h-BFFFFh
0	1	A0000h-AFFFFh
1	0	B0000h-B7FFFh
1	1	B8000h-BFFFFh

#### 7-4 Reserved (0)

#### **COLOR DON'T CARE REGISTER (GR07)**

Read/Write at I/O Address 3CFh Index 07h Group 1 Protection



#### 3-0 Ignore Color Plane (3-0)


- O This causes the corresponding bit of the Color Compare register to be a don't care during a comparison.
- 1 The corresponding bit of the Color Compare register is enabled for color comparison. This register is active in Read Mode 1 only.

#### 7-4 Reserved (0)



#### **BIT MASK REGISTER (GR08)**

Read/Write at I/O Address 3CFh Index 08h Group 1 Protection



#### 7-0 Bit Mask

This bit mask is applicable to any data written by the CPU, including that subject to a rotate, logical function (AND, OR, XOR), Set/Reset, and No Change. In order to execute a proper read-modify-write cycle into displayed memory, each byte must first be read (and latched by the VGA), the Bit Mask register set, and the new data then written. The bit mask applies to all four planes simultaneously.

- O The corresponding bit in each of the four memory planes is written from the corresponding bit in the latches
- 1 Unrestricted manipulation of the corresponding data bit in each of the four memory planes is permitted



# PAGE(S) INTENTIONALLY BLANK



# Attribute Controller and VGA Color Palette Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ARX	Attribute Index (for 3C0/3C1h)	_	R/W	3C0h	1	73
AR00-AR0F	Attribute Controller Color Data	00-0Fh	R/W	3C0h/3C1h	1	74
AR10 AR11 AR12 AR13 AR14	Mode Control Overscan Color Color Plane Enable Horizontal Pixel Panning Pixel Pad	10h 11h 12h 13h 14h	R/W R/W R/W R/W R/W	3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h	1 1 1 1	74 75 75 76 76
DACMASK DACSTATE DACRX DACX DACDATA	Color Palette Pixel Mask Color Palette State Color Palette Read-Mode Index Color Palette Index (for 3C9h) Color Palette Data	- - - - 00-FFh	R/W R W R/W R/W	3C6h 3C7h 3C7h 3C8h 3C9h	6 - 6 6 6	77 77 78 78 78


In regular VGA mode, all Attribute Controller registers are located at the same byte address (3C0h) in the CPU I/O space. An internal flip-flop controls the selection of either the Attribute Index or Data Registers. To select the Index Register, an I/O Read is executed to address 3BAh/3DAh to clear this flip-flop. After the Index Register has been loaded by an I/O Write to address 3C0h, this flip-flop toggles, and the Data Register is ready to be accessed. Every I/O Write to address 3C0h toggles this flip-flop. The flip-flop does not have any effect on the reading of the Attribute Controller registers. The Attribute Controller index register is always read back at address 3C0h, the data register is always read back at address 3C1h.

In one of the extended modes (See "CPU Interface Register"), the Attribute Controller Index register is located at address 3C0h and the Attribute Controller Data register is located at address 3C1h (to allow word I/O accesses). In another extended mode, the Attribute Controller can be both read and written at either 3C0h or 3C1h (EGA compatible mode).

The VGA color palette logic is used to further modify the video color output following the attribute controller color registers. The color palette logic is contained on-chip, however an external color palette chip may still be used by disabling the internal color palette (see XR06). DAC logic is provided on-chip (or in the external 'RAMDAC' chip if used) to convert the final video output of the color palette to analog RGB outputs for use in driving a CRT display.

### ATTRIBUTE INDEX REGISTER (ARX)

Read/Write at I/O Address 3C0h Group 1 Protection



#### 4-0 Attribute Controller Index

These bits point to one of the internal registers of the Attribute Controller.

#### 5 Enable Video

- O Disable video, allowing the Attribute Controller Color registers to be accessed by the CPU
- 1 Enable video, causing the Attribute Controller Color registers (AR00-AR0F) to be inaccessible to the CPU


#### 7-6 Reserved (0)

Revision 2.0 73 65535



#### ATTRIBUTE CONTROLLER COLOR REGISTERS (AR00-AR0F)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 00-0Fh Group 1 Protection or XR63 bit-6




#### 5-0 Color Value

These bits are the color value in the respective attribute controller color register as pointed to by the attribute index register.

#### 7-6 Reserved (0)

### ATTRIBUTE CONTROLLER MODE CONTROL REGISTER (AR10)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 10h Group 1 Protection



# 0 Text/Graphics Mode

- 0 Select text mode
- 1 Select graphics mode

#### 1 Monochrome/Color Display

- O Select color display attributes
- 1 Select mono display attributes

# 2 Enable Line Graphics Character Codes

This bit is dependent on bit 0 of the Override register.

- 0 Make the ninth pixel appear the same as the background
- 1 For special line graphics character codes (0C0h-0DFh), make the ninth pixel identical to the eighth pixel of the character. For other characters, the ninth pixel is the same as the background.

## 3 Enable Blink/Select Background Intensity

The blinking counter is clocked by the VSYNC signal. The Blink frequency is defined in the Blink Rate Control Register (XR60).

- O Disable Blinking and enable text mode background intensity
- 1 Enable the blink attribute in text and graphics modes.

#### 4 Reserved (0)

# 5 Split Screen Horizontal Panning Mode

- O Scroll both screens horizontally as specified in the Pixel Panning register
- 1 Scroll horizontally only the top screen as specified in the Pixel panning register

#### 6 256 Color Output Assembler

- 0 6-bits of video (translated from 4-bits by the internal color palette) are output every dot clock
- 1 Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot clock (256 color mode).

#### 7 Video Output 5-4 Select


- O Video bits 4 and 5 are generated by the internal Attribute Controller color palette registers
- 1 Video bits 4 and 5 are the same as bits 0 and 1 in the Pixel Pad register (AR14)

Revision 2.0 74 65535



#### **OVERSCAN COLOR REGISTER (AR11)**

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 11H Group 1 Protection




# 7-0 Overscan Color

These 8 bits define the overscan (border) color value. For monochrome displays, these bits should be zero.

The border color is displayed in the interval after Display Enable End and before Blank Start (end of display area; i.e. right side and bottom of screen) and between Blank End and Display Enable Start (beginning of display area; i.e. left side and top of screen).

# **COLOR PLANE ENABLE REGISTER (AR12)**

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 12h Group 1 Protection



# 3-0 Color Plane (3-0) Enable

- O Force the corresponding color plane pixel bit to 0 before it addresses the color palette
- 1 Enable the plane data bit of the corresponding color plane to pass

# 5-4 Display Status Select

These bits select two of the eight color outputs to be read back in the Input Status Register 1 (port 3BAh or 3DAh). The output color combinations available on the status bits are as follows:


		Status Register 1		
Bit 5	Bit 4	Bit 5	Bit 4	
0	0	P2	P0	
0	1	P5	P4	
1	0	P3	P1	
1	1	<b>P</b> 7	P6	

#### 7-6 Reserved (0)



# ATTRIBUTE CONTROLLER HORIZONTAL PIXEL PANNING REGISTER (AR13)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 13h Group 1 Protection



# 3-0 Horizontal Pixel Panning


These bits select the number of pixels to shift the display horizontally to the left. Pixel panning is available in both text and graphics modes. In 9 pixel/character text mode, the output can be shifted a maximum of 9 pixels. In 8 pixel/character text mode and all graphics modes a maximum shift of 8 pixels is possible. In 256-color mode (output assembler AR10 bit-6 = 1), bit 0 of this register must be 0 which results in only 4 panning positions per display byte. In Shift Load 2 and Shift Load 4 modes, register CR08 provides single pixel resolution for panning. Panning is controlled as follows:

	Number of Pixels Shifted				
AR13	9-dot mode	8-dot mode	256-color mode		
0	1	0	0		
1	2	1			
2	3	2	1		
3	4	3			
4	5	4	2		
5	6	5			
6	7	6	3		
7	8	7			
8	0				

### 7-4 Reserved (0)

## ATTRIBUTE CONTROLLER PIXEL PAD REGISTER (AR14)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 14h Group 1 Protection



#### 1-0 Video Bits 5-4

These bits are output as video bits 5 and 4 when AR10 bit-7 = 1. They are disabled in the 256 color mode.

#### 3-2 Video Bits 7-6


These bits are output as video bits 7 and 6 in all modes except 256-color mode.

#### 7-4 Reserved (0)




#### COLOR PALETTE PIXEL MASK REGISTER (DACMASK)

Read/Write at I/O Address 3C6h Group 6 Protection



The contents of this register are logically ANDed with the 8 bits of video data coming into the color palette. Zero bits in this register therefore cause the corresponding address input to the color palette to be zero. For example, if this register is programmed with 7, only color palette registers 0-7 would be accessible; video output bits 3-7 would be ignored and all color values would map into the lower 8 locations in the color palette.

## COLOR PALETTE STATE REGISTER (DACSTATE) Read only at I/O Address 3C7h



#### 1-0 Palette State 1-0

Status bits indicate the I/O address of the last CPU write to the Color Palette:

- On The last write was to 3C8h (write mode)
- 11 The last write was to 3C7h (read mode)

# 7-2 Reserved (0)


To allow saving and restoring the state of the video subsystem, this register is required since the color palette index register is automatically incremented differently depending on whether the index is written at 3C7h or 3C8h.



# COLOR PALETTE READ-MODE INDEX REGISTER (DACRX)

Write only at I/O Address 3C7h Group 6 Protection


COLOR PALETTE INDEX REGISTER (DACX) Read/Write at I/O Address 3C8h Group 6 Protection



There is only one palette index register. There are two ports used to access it (3C7h and 3C8h), however, and the action taken by the chip is different depending on which port is used for the access. The nature of this difference is in the auto-incrementation of the index register. Refer to the explanation at right under the Palette Data Register for additional details.

# COLOR PALETTE DATA REGISTERS (DACDATA 00-FF)

Read/Write at I/O Address 3C9h Index 00h-FFh Group 6 Protection



The palette index register points to one of 256 data registers. Each data register is 18 bits in length (6 bits each for red, green, and blue), so data values must be read as a sequence of 3 bytes. After writing the index register (3C7h or 3C8h), data values may be read from or written to the palette data port (3C9h) in sequence: first red, then green, then blue, then repeat for the next location if desired (the index is incremented automatically by the palette logic).

The index may be written at 3C7h and read or written at 3C8h. When the index value is written to either port, it is written to both the index register and a 'save' register. The save register (not the index register) is used by the palette logic to point to the current data register. When the index value is written to 3C7h (read mode), it is written to both index and save registers, then the index register is automatically incremented. When the index value is written to 3C8h (write mode), the automatic incrementing of the index register does not occur.

After the third of the three sequential data reads from (or writes to) 3C9h is completed, the save and index registers are both automatically incremented by the palette logic. This allows the entire palette (or any subset) to be read (written) by writing the index of the first color in the set, then sequentially reading (writing) values for each color, without having to reload the index every three bytes.

The state of the RGB sequence is not saved; the user must access each three bytes in an uninterruptible sequence (or be assured that interrupt service will not access the palette index or data registers). When the index register is written (at either port), the RGB sequence is restarted. Data reads and writes may be intermixed; either reads or writes increment the palette logic's RGB sequence counter.

The palette's save register always contains a value one less than the readable index value if the last index write was to the 'read mode' port. The state is saved for which port (3C7h or 3C8h) was last written and that information is returned on reads from 3C7h.



# **Extension Registers**

Register	Register			I/O		State After	
Mnemonic	Group	Extension Register Name	Index	Access	Address	Reset	Page
XRX	_	Extension Index		R/W	3D6h	- x x x x x x x	81
XR00	Misc	Chip Version	00h	RO	3D7h	1100rrrr	81
XR01	Misc	Configuration	01h	RO	3D7h	dddddddd	82
XR02	Misc	CPU Interface Control 1	02h	R/W	3D7h	00000-00	83
XR03	Misc	CPU Interface Control 2	03h	R/W	3D7h	••00••10	83
XR04	Misc	Memory Control 1	04h	R/W	3D7h	-00000	84
XR05	Misc	Memory Control 2	05h	R/W	3D7h	•0 •00000	84
XR06	Misc	Palette Control	06h	R/W	3D7h	00000000	85
XR0E	Misc	Text Mode Control	0Eh	R/W	3D7h	0 0	87
XR28	Misc	Video Interface	28h	R/W	3D7h	00000-	98
XR29	Misc	Half-Line Compare	29h	R/W	3D7h	xxxxxxx	98
XR70	Misc	Setup / Disable Control	70h	R/W	3D7h	0	130
XR72	Misc	External Device I/O	72h	R/W	3D7h	00000000	131
XR73	Misc	DPMS Control	73h	R/W	3D7h	0000	132
XR7F	Misc	Diagnostic	7Fh	R/W	3D7h	00xxxx00	133
XR08	Mapping	Linear Addressing Base	08h	R/W	3D7h	x x x x x • • •	85
XR0B	Mapping	CPU Paging	0Bh	R/W	3D7h	00 - 000	86
XR0C	Mapping	Start Address Top	0Ch	R/W	3D7h	x x	86
XR10	Mapping	Single/Low Map	10h	R/W	3D7h	xxxxxxxx	89
XR11	Mapping	High Map	11h	R/W	3D7h	x x x x x x x x	89
XR0F	Software Flags	Software Flags 0	0Fh	R/W	3D7h	x	88
XR2B	Software Flags	Software Flags 1	2Bh	R/W	3D7h	00000000	99
XR44	Software Flags	Software Flags 2	44h	R/W	3D7h	xxxxxxx	108
XR45	Software Flags	Software Flags 3	45h	R/W	3D7h	x x x x x x x x	108
XR14	Compatibility	Emulation Mode	14h	R/W	3D7h	0000hh00	90
XR15	Compatibility	Write Protect	15h	R/W	3D7h	00000000	91
XR1F	Compatibility	Virtual EGA Switch	1Fh	R/W	3D7h	0 x x x x	96
XR7E	Compatibility	CGA/Hercules Color Select	7Eh	R/W	3D7h	x x x x x x	133
XR30	Clock	Clock Divide Control	30h	R/W	3D7h	••• x x x x	102
XR31	Clock	Clock M-Divisor	31h	R/W	3D7h	• x x x x x x x	102
XR32	Clock	Clock N-Divisor	32h	R/W	3D7h	• x x x x x x x	103
XR33	Clock	Clock Control	33h	R/W	3D7h	• 0 0 0 • 0 • •	104
XR3A	MultiMedia	Color Key 0	3Ah	R/W	3D7h	x	105
XR3B	MultiMedia	Color Key 1	3Bh	R/W	3D7h	x x x x x x x	105
XR3C	MultiMedia	Color Key 2	3Ch	R/W	3D7h	xxxxxxx	106
XR3D	MultiMedia	Color Key Mask 0	3Dh	R/W	3D7h	x x x x x x x	106
XR3E	MultiMedia	Color Key Mask 1	3Eh	R/W	3D7h	x x x x x x x	107
XR3F	MultiMedia	Color Key Mask 2	3Fh	R/W	3D7h	x x x x x x x x	107

Reset Codes:

x = Not changed by RESET (indeterminate on power-up) d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits r = Chip revision # (starting from 0000)

⁻⁼ Not implemented (always reads 0)
•= Reserved (read/write, reset to 0)
0/1 = Reset to 0 or 1 by falling edge of RESET



# **Extension Registers**


Register	Register			I/O		State After	
Mnemonic	Group	Extension Register Name	Index	Access	Address	Reset	Page
XR0D	Alternate	Auxiliary Offset	0Dh	R/W	3D7h	X X	87
XR16	Alternate	Vertical Overflow	16h	R/W	3D7h	•0 •0 •000	92
XR17	Alternate	Horizontal Overflow	17h	R/W	3D7h	•0000000	92
XR18	Alternate	Alternate Horizontal Display End	18h	R/W	3D7h	x	93
XR19	Alternate	Alternate H Sync Start	19h	R/W	3D7h	x x x x x x x x	93
XR1A	Alternate	Alternate Horizontal Sync End	1Ah	R/W	3D7h	x	94
XR1B	Alternate	Alternate Horizontal Total	1Bh	R/W	3D7h	x x x x x x x x	94
XR1C	Alternate	Alternate H Blank Start / H Panel Size	1Ch	R/W	3D7h	x x x x x x x x	95
XR1D	Alternate	Alternate Horizontal Blank End	1Dh	R/W	3D7h	0 x x x x x x x	95
XR1E	Alternate	Alternate Offset	1Eh	R/W	3D7h	x	96
XR24	Alternate	Alternate Maximum Scan Line	24h	R/W	3D7h	• • • x x x x x	97
XR25	Alternate	Alternate Text Mode H Virtual Panel Size	25h	R/W	3D7h	x	97
XR26	Alternate	Alternate Horizontal Sync Start Register	26h	R/W	3D7h	x x x x x x x x	97
XR64	Alternate	Alternate Vertical Total	64h	R/W	3D7h	x x x x x x x	126
XR65	Alternate	Alternate Overflow	65h	R/W	3D7h	x x x • • x x x	126
XR66	Alternate	Alternate Vertical Sync Start	66h	R/W	3D7h	x x x x x x x	127
XR67	Alternate	Alternate Vertical Sync End	67h	R/W	3D7h	• • • • x x x x	127
XR2C	Flat Panel	FLM Delay	2Ch	R/W	3D7h	x	99
XR2D	Flat Panel	LP Delay (Comp Disabled)	2Dh	R/W	3D7h	****	100
XR2E	Flat Panel	LP Delay (Comp Enabled)	2Eh	R/W	3D7h	x x x x x x x	100
XR2F	Flat Panel	LP Width	2Fh	R/W	3D7h	x x x x x x x	101
XR4F	Flat Panel	Panel Format Register 2	4Fh	R/W	3D7h	x x • • • x x x	109
XR50	Flat Panel	Panel Format Register 1	50h	R/W	3D7h	x	110
XR51	Flat Panel	Display Type	51h	R/W	3D7h	000.0000	111
XR52	Flat Panel	Power Down Control	52h	R/W	3D7h	00000000	112
XR53	Flat Panel	Panel Format Register 3	53h	R/W	3D7h	•00000x0	113
XR54	Flat Panel	Panel Interface	54h	R/W	3D7h	xxxxxxx	114
XR55	Flat Panel	Horizontal Compensation	55h	R/W	3D7h	x x x • • x x x	115
XR56	Flat Panel	Horizontal Centering	56h	R/W	3D7h	xxxxxxx	116
XR57	Flat Panel	Vertical Compensation	57h	R/W	3D7h	x x x x x x x	117
XR58	Flat Panel	Vertical Centering	58h	R/W	3D7h	xxxxxxx	118
XR59	Flat Panel	Vertical Line Insertion	59h	R/W	3D7h	x x x • x x x x	118
XR5A	Flat Panel	Vertical Line Replication	5Ah	R/W	3D7h	• • • • x x x x	119
XR5B	Flat Panel	Panel Power Sequencing Delay	5Bh	R/W	3D7h	10000001	119
XR5C	Flat Panel	Activity Timer Control	5Ch	R/W	3D7h	0 x • x x x x x	120
XR5D	Flat Panel	FP Diagnostic	5Dh	R/W	3D7h	00000000	121
XR5E	Flat Panel	M (ACDCLK) Control	5Eh	R/W	3D7h	x x x x x x x	122
XR5F	Flat Panel	Power Down Mode Refresh	5Fh	R/W	3D7h	x	122
XR60	Flat Panel	Blink Rate Control	60h	R/W	3D7h	10000011	123
XR61	Flat Panel	SmartMap™ Control	61h	R/W	3D7h	x x x x x x x	124
XR62	Flat Panel	SmartMap™ Shift Parameter	62h	R/W	3D7h	xxxxxxx	125
XR63	Flat Panel	SmartMap™ Color Mapping Control	63h	R/W	3D7h	x 1 x x x x x x	125
XR68	Flat Panel	Vertical Panel Size	68h	R/W	3D7h	xxxxxxx	128
XR6C	Flat Panel	Programmable Output Drive	6Ch	R/W	3D7h	••0000d•	128
XR6E	Flat Panel	Polynomial FRC Control	6Eh	R/W	3D7h	10111101	129
XR6F	Flat Panel	Frame Buffer Control	6Fh	R/W	3D7h	0 • • • • • 0 0	129

Reset Codes: x = Not changed by RESET (indeterminate on power-up) d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits r = Chip revision # (starting from 0000)

-= Not implemented (always reads 0)
•= Reserved (read/write, reset to 0)
0/1 = Reset to 0 or 1 by falling edge of RESET




# EXTENSION INDEX REGISTER (XRX) Read/Write at I/O Address 3D6h



- 6-0 Index value used to access the extension registers
- 7 Reserved (0)

# CHIPS VERSION REGISTER (XR00) Read only at I/O Address 3D7h

Index 00h




Chip Version - Chip Versions start at C0h and are incremented for every silicon step.



## **CONFIGURATION REGISTER (XR01)**

Read only at I/O Address 3D7h Index 01h



These bits latch the state of memory address bus A (AA bus) bits 0-7 on the falling edge of RESET. The state of bits 0-7 after RESET effect chip internal logic as indicated below. During RESET, internal pullups are enabled for AA[7:0] and hence the status of these bits will be high if no external pull-down resistors are present on these pins.

This register is not related to the Virtual EGA Switch register (XR1F).

### 1-0 CFG1:0 - CPU Bus Type

- 00 Reserved
- 01 ISA bus
- 10 Force Local bus. The state of IOCS16#, MCS16#, and ZWS# pins during RESET determines the bus type as follows:

BCFG2 Pin 40 IOCS16#	BCFG1 Pin 39 MCS16#	Pin 38	Bus	<u>CCLK</u>
L	х	х	Reserved	l –
Н	L	L	386-32	2x
H	L	H	386-16	2x
H	H	L	486-32	1x/2x
Н	Н	Н	486-16	1x/2x

11 Autoselect. If ALE is low at RESET, then ISA bus is selected otherwise Local bus is selected per BFG2-0 as shown in the table above.

Internal pull-ups are enabled on the IOCS16#, MCS16#, and ZWS# pins when RESET is active. When RESET goes low, the IOCS16# pin is tri-stated for local buses and the MCS16# and ZWS# pins are Tri-Stated for local buses except 486-16. When CCLK = 2x, pipeline mode is detected

automatically, and when CCLK = 1x, pipeline mode is disabled. When the 486 Local Bus interface is selected (BCFG2-0=110 or 111) and XR01[2]=0, the functions of RDY (pin 37) and MEMW# (pin 34) are redefined as:

<b>BCFG</b>	XR01[2]	Pin 34	Pin 37
<u>210</u>	LB Clk Select	MEMW#	<u>RDY</u>
110	0	<b>CPURST</b>	LRDY#
1 1 1	0	<b>CPURST</b>	LRDY#

#### 2 CFG2 - Local Bus CPU Clock Select

- 0 2x CPU Clock is input to the 65535 on the CCLK pin
- 1 1x CPU Clock is input to the 65535 on CCLK pin

This bit is meaningful for 386 / 486 local bus only and is ignored for other buses.

#### 3 CFG3 - ROMCS#/ZWS# Select †

- 0 ROMCS# output on ZWS# (pin 38)
- 1 ZWS# output on ZWS# pin (pin 38)

This bit is meaningful for ISA bus only. It is ignored for other buses (pin 38 has other defined functions). Note that pin 38 car also be defined as an IRQ output (overriding the setting of this bit) via XR72 bit-0.

#### 4 CFG4 - Internal / External Clock Select

- 0 External Clock Chip (pin 6 ADDHI = VCLK in, pin 155 XTALI = MCLK in, & GPIO0-1=CLKSEL0-1 out)
- 1 Internal Clock Synthesis (pin 6 functions as ADDHI)

#### 5 CFG5 - Oscillator Source Select

- 0 External Clock drives XTALI pin 155
- 1 Series resonant Crystal connected to XTALI and XTALO (pins 155-156)

# 6 CFG 6 - Unassigned †

#### 7 CFG7 - Clock Core Test Mode Control


- O Enable clock core test mode. Output MCLK on A23 (pin 5) and VCLK on ADDHI (pin 6)
- 1 Disable clock core test mode

† CHIPS' BIOS supports a feature which allows 'hardware' selection of one of four panels via a 2-bit code presented on CFG3 and CFG6. This feature is usable in local bus mode only since CFG3 has a defined hardware function in ISA bus mode.



# **CPU INTERFACE CTRL REGISTER 1 (XR02)**

Read/Write at I/O Address 3D7h Index 02h



### 0 8 / 16-bit CPU Memory Access

- 0 8-bit CPU memory access (default)
- 1 16-bit CPU memory access

# 1 Digital Monitor Clock Mode

- 0 Normal (clk 0-1=25,28 MHz) (default)
- 1 Digital Monitor (clk 0-1=14,16MHz) 14MHz = 56MHz ÷ 4 or 28MHz ÷ 2 16MHz = 50MHz ÷ 3

### 2 Reserved (0)

# 4-3 Attribute Controller Mapping

- 00 Write Index and Data at 3C0h. (8-bit access only) (default VGA mapping)
- 01 Write Index at 3C0h and Data at 3C1h (8-bit or 16-bit access). Attribute flip-flop (bit-7) is always reset in this mode (16-bit mapping)
- 10 Write Index and Data at 3C0h/3C1h (8-bit access only) (EGA mapping)
- 11 Reserved

#### 5 I/O Address Decoding

- O Decode all 16 bits of I/O address (default)
- 1 Decode only lower 10 bits of I/O address. This affects the following addresses: 3B4h, 3B5h, 3B8h, 3BAh, 3BFh, 3C0h, 3C1h, 3C2h, 3C4h, 3C5h, 3C5h, 3CFh, 3CFh, 3D4h, 3D5h, 3D8h, 3D9h, and 3DAh.

#### 6 Palette Address Decoding


- O External palette registers can be accessed only at 3C6h-3C9h (default)
- 1 External palette registers can be accessed at both 3C6h-3C9h and 83C6h-83C9h (for Brooktree-type palette chips)

#### 7 Attribute Flip-Flop Status (read only)

0 = Index, 1 = Data

### **CPU INTERFACE CTRL REGISTER 2 (XR03)**

Read/Write at I/O Address 3D7h
Index 03h



#### 0 Palette Write Shadow

- O Chip responds normally to Palette Write accesses (LDEV# is returned for VL-Bus accesses)
- 1 Palette write commands are executed internally but the chip does not respond externally (LDEV# is not returned for VL-Bus accesses). This conforms to VL-Bus "Palette Shadowing" requirements as it forces the access to be passed on to the ISA bus where add-in cards may be shadowing the VGA color palette data. This bit should normally be set to 1.

#### 3-1 Reserved (0)

# 4 ISA Bus Palette Access RDY Response

- 0 Hold off the CPU using RDY for palette accesses (read or write to 3C6-3C9h).
- 1 Do not hold off the CPU using RDY for palette accesses (read or write to 3C6-3C9h)

The internal RAMDAC has a minimum specification for time between accesses. A faster CPU is more likely to violate this specification, so it is normally required to add delay between accesses in software. This bit may be set to 0 to effectively create a CPU-transparent delay, however this is not compatible with some systems: some systems ignore RDY for palette accesses, so for those systems, this bit must be set to 1.

# 5 Diagnostic (R/W but should be set to 0)


#### **7-6** Reserved (0)

83



#### **MEMORY CONTROL REGISTER 1 (XR04)**

Read/Write at I/O Address 3D7h Index 04h



#### 1-0 Memory Configuration

- 00 32-bit memory data path. Memory data bus is on MAD15-0 & MBD15-0.
- 01 16-bit data path. The memory data bus is on MAD15-0.
- 10 Reserved
- 11 Reserved

# 2 Memory Wraparound Control

This bit enables bits 16-17 of the CRT Controller address counter (default = 0 on reset).

- 0 Disable CRTC addr counter bits 16-17
- 1 Enable CRTC addr counter bits 16-17


#### 4-3 Reserved (0)

# 5 CPU Memory Write Buffer

- O Disable CPU memory write buffer (default)
- 1 Enable CPU memory write buffer

#### **7-6** Reserved (0)

#### Memory Control Register 2 (XR05) Read/Write at I/O Address 3D7h Index 05h



# 0 Disable Long CPU Cycles

- Enable long CPU cycles to put as many CPU cycles as possible into one RAS cycle (default)
- 1 <u>Disable</u> long CPU cycles

# 1 CPU Memory Access CAS# Cycle Control

# 2 Display Memory Access CAS# Cycle Cntrl

Bit-1 affects CPU accesses to display memory. Bit-2 affects accesses to display memory initiated by the 65535 for display refresh. Both bits are defined as follows:

- 0 3-MCLK CAS# cycle (2 low, 1 high) for all read or write accesses (default)
- 1 4-MCLK CAS# cycle (3 low, 1 high) for all read accesses and for the first CAS# cycle of page-mode write accesses (following cycles are 2L/1H)

These bits may be set to create looser memory timing (e.g., for 3.3V operation, to allow use of cheaper DRAMs, etc.).

#### 3 DRAM CAS# Address for Display Memory

- 0 9-bit CAS address symmetric DRAM
- 1 8-bit CAS address asymmetric DRAM

#### 4 CAS#/WE# Select for Display Memory

- 0 2CAS# / 1WE# DRAM used (default)
- 1 1CAS#/2WE# DRAM used

#### 5 Reserved (R/W)


#### 6 PC Video Interface Enable

- 0 <u>Disable PC Video Interface (default)</u>
- 1 Enable PC Video interface on memory group B pins (MBD15-0). 16-bit memory interface should be programmed (XR04[1-0]=01) and 16-bit CPU interface should be used in local bus configurations.
- 7 Reserved (R/W)



#### PALETTE CONTROL REGISTER (XR06)

Read/Write at I/O Address 3D7h Index 06h



#### 0 Disable Pixel Data Pins

- O Pixel data (P17:0) pins will output flat panel pixel data (default on Reset).
- 1 P7:0 will output CRT pixel data and other pixel data lines (P17:8) will output internal signals for diagnostic purpose.

#### 1 Disable Internal DAC

This bit affects the DAC analog outputs.

- Enable internal DAC (default on Reset). DAC analog outputs (R, G, B) will be active and HSYNC and VSYNC signals are driven (Default on reset).
- 1 Disable internal DAC. The DAC analog outputs (R, G, B) will be 3-stated. Setting this bit forces power down of the internal DAC. HSYNC and VSYNC are forced inactive if XR5D[6] is 0 and will be driven if XR5D[6] is 1.

#### 3-2 Display Mode Color Depth

- 00 4 or 8 bits-per-pixel (default on reset)
- 01 16 bpp (5-5-5) (Sierra compatible)
- 10 24 bpp (true color)
- 11 16 bpp (5-6-5) (XGA compatible)

#### 4 PC Video Color Key Enable

- O Disable PC Video Overlay (default on reset)
- 1 Enable PC Video Overlay on color key

# 5 Bypass Internal VGA Palette

- 0 Use internal VGA palette (Default on reset).
- Bypass internal VGA palette which will be powered down if DAC is disabled.

#### 7-6 Color Reduction Select

These bits are effective in flat panel mode. These bits select the algorithm used to reduce 24-bit or 18-bit color data to 8-bit or 6-bit color data for monochrome panels.

- 00 NTSC weighting algorithm (default on reset)
- 01 Equivalent weighting algorithm
- 10 Green only
- 11 Color (no reduction). This setting should be used when driving color panels.

# LINEAR ADDRESSING BASE REGISTER (XR08) Read/Write at I/O Address 3B7h/3D7h Index 08h

D7 D6 D5 D4 D3 D2 D1 D0

- Reserved (R/W)

- Linear Address Base

#### 2-0 Reserved (R/W)


#### 7-3 Linear Address Base

If linear addressing is enabled (XR0B[4]=1), these 5 bits are compared to ADDHI, A[23:20] to determine the base address of the 1 MB of linear display memory. For example, if the video memory is to be placed at 12Mb address, this register should be programmed to '01100'. If XR01[4]=0, ADDHI is ignored; if XR01[7]=0, ADDHI and A23 are ignored.



# **CPU PAGING REGISTER (XR0B)**

Read/Write at I/O Address 3D7h Index 0Bh



# 0 Memory Mapping Mode

- 0 Normal Mode (VGA compatible) (default on Reset)
- 1 Extended Mode (mapping for > 256 KByte memory configurations)

## 1 CPU Single/Dual Mapping

- O CPU uses only a single map to access the extended video memory space (default on Reset)
- 1 CPU uses two maps to access the extended video memory space. The base addresses for the two maps are defined in the Low Map Register (XR10) and High Map Register (XR11).

# 2 CPU Address Divide by 4

- Disable divide by 4 for CPU addresses (default on Reset)
- 1 Enable divide by 4 for CPU addresses. This allows the video memory to be accessed sequentially in mode 13. In addition, all video memory is available in mode 13 by setting this bit.

#### 3 Extended Text Mode

Set to enable text font 'scrambling' in plane 2. Setting this bit improves text performance in single DRAM configurations. This bit should be set in single DRAM configurations only.

#### 4 Linear Addressing Enable

- O Standard VGA (A0000 BFFFF) memory space decoded on-chip using A17-19 (default on Reset)
- 1 Linear Addressing Enabled. The video memory size for linear addressing is determined by XR0B[5].

## 5 Linearly Addressable Memory Size


This bit controls the size of the linearly addressable video memory and the decodes for the linear address base are controlled by XR08[7:3].

- O The linearly addressable video memory size is 512 KBytes (default on reset).
- 1 The linearly addressable video memory size is 1 MByte.

#### 7-6 Reserved (0)

# START ADDRESS TOP REGISTER (XR0C)

Read/Write at I/O Address 3D7h Index 0Ch



#### 1-0 Start Address Top


These bits defines the high order bits for the Display Start Address when 512 KBytes or more of memory is used (see XR04 bits 1–0).

## **7-2** Reserved (0)



# **AUXILIARY OFFSET REGISTER (XR0D)**

Read/Write at I/O Address 3D7h Index 0Dh



# 0 Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the regular Offset register (CR13).


### 1 Alternate Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the Alternate Offset register (XR1E).

#### 7-2 Reserved (0)

# TEXT MODE CONTROL REGISTER (XR0E)

Read/Write at I/O Address 3D7h Index 0Eh



This register is effective for both CRT and flat panel text modes.

# 1-0 Reserved (0)

#### 2 Cursor Mode

- 0 Blinking (default on Reset).
- 1 Non-blinking

# 3 Cursor Style

- 0 Replace (default on Reset)
- 1 Exclusive-Or

#### 6-4 Reserved (0)


#### 7 Synchronous Reset Ignore

When this bit is set, the chip will ignore SR00 bit-1 (Synchronous Reset) and will remain in normal operation. Synchronous Reset is a holdover from the original VGA which is no longer required. VGA software, however, performs Synchronous Resets frequently, creating the possibility for display memory corruption if the chip is left in the Synchronous Reset state for too long. The 65535 display memory sequencer does not need to be periodically reset, so this bit is provided to prevent potential display memory corruption problems. For absolute VGA compatibility, this bit may be set to 0.



# SOFTWARE FLAGS REGISTER 0 (XR0F)

Read/Write at I/O Address 3D7h Index 0Fh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

#### 1-0 Memory Size

00 256KB

01 512KB

1x 1MB

#### **2-3** Reserved (0)

#### 4 Hi Color / True Color

- O Current mode is not hi-/true-color mode
- 1 Current mode <u>is</u> hi-color / true-color mode

#### 5 Packed-Pixel Mode Dot Clock

- 0 Use <u>default</u> dot clock in packed-pixel modes
- 1 Use 40MHz dot clock in packed-pixel modes

This bit is used for high resolution panels in panel mode only.

#### 6 Interlace Select

- Set mode 24h, 34h, 72h/75h or 7Eh interlaced
- 1 Set mode 24h, 34h, 72h/75h or 7Eh non-interlaced

# 7 Text Compensation Enable / Disable


- 0 Tall font disabled
- 1 Tall font enabled

See also XR2B, XR44, XR45 for definition of other software flags registers.



# SINGLE/LOW MAP REGISTER (XR10)

Read/Write at I/O Address 3D7h Index 10h



This register effects CPU memory address mapping.

### 7-0 Single / Low Map Base Address Bits 17-10

These bits define the base address in single map mode (XR0B bit-1 = 0), or the lower map base address in dual map mode (XR0B bit-1 = 1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. In case of dual mapping, this register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

#### **GR06**

# Bits 3-2 Low Map

00 A0000-ÅFFFF


01 A0000-A7FFF

10 B0000-B7FFF Single mapping only

11 B8000-BFFFF Single mapping only

# **HIGH MAP REGISTER (XR11)**

Read/Write at I/O Address 3D7h Index 11h



This register effects CPU memory address mapping.

#### 7-0 High Map Base Address Bits 17-10


These bits define the Higher Map base address in dual map modes (XROB bit-1=1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. This register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

GR06 bits 3-2	High Map
00	B0000-BFFFF
01	A8000-AFFFF
10	Don't care
11	Don't care



#### **EMULATION MODE REGISTER (XR14)**

Read/Write at I/O Address 3D7h Index 14h



#### 1-0 Emulation Mode

- 00 VGA mode (default on Reset)
- 01 CGA mode
- 10 MDA/Hercules mode
- 11 EGA mode

# **3-2** Hercules Configuration Register (3BFh) readback (read only)

# 4 Display Enable Status Mode

- O Select <u>Display Enable</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on reset). Normally used for CGA, EGA, and VGA modes.
- Select <u>HSync</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA / Hercules mode.

#### 5 Vertical Retrace Status Mode

- O Sclect <u>Vertical Retrace</u> status to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on Reset). Normally used for CGA, EGA, and VGA modes.
- Select <u>Video</u> to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA / Hercules mode.

# 6 VSync Status Mode

- O Prevent VSync status from appearing at bit 7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for CGA, EGA, and VGA modes.
- 1 Enable VSync status to appear as bit-7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for MDA/Hercules mode.

### 7 Interrupt Output Function


This bit controls the function of the interrupt output pin (IRQ):

	bit-7=0	bit-7=0	bit-7=1
Interrupt State	PC Bus	MC Bus	Either Bus
Disabled	3-state	3-state	3-state
Enabled, Inactive	3-state	3-state	Low
Enabled, Active	3-state	Low	High



#### WRITE PROTECT REGISTER (XR15)

Read/Write at I/O Address 3D7h Index 15h



This register controls write protection for various groups of registers as shown. 0 = unprotected (default on Reset), 1 = protected.

#### 0 Write Protect Group 1 Registers

This bit affects the Sequencer registers (SR00-04), Graphics Controller registers (GR00-08), and Attribute Controller registers (AR00-14).

Note that AR11 is also protected by bit-7 which is ORed with this bit.

#### 1 Write Protect Group 2 Registers

This bit affects CR09 bits 0-4, CR0A, and CR0B.

#### 2 Write Protect Group 3 Registers

This bit affects CR07 bit-4, CR08, CR11 bits 5-4, CR13, CR14, CR17 bits 0-1 and bits 3-7, and CR18.

#### 3 Write Protect Group 4 Registers

This bit affects CR09 bits 5-7, CR10, CR11 bits 0-3 and bits 6-7, CR12, CR15, CR16, and CR17 bit-2.

## 4 Write Protect Group 5 Registers

This bit affects the Miscellaneous Output register (3C2h) and the Feature Control register (3BAh/3DAh).

# 5 Write Protect Group 6 Registers

This bit affects the VGA Color Palette registers (3C6h-3C9h). If this bit is set, all color palette registers are write protected.

# 6 Write Protect Group 0 Registers

This bit affects CR0-7 (except CR07 bit-4). This bit is logically ORed with CR11 bit-7.


#### 7 Write Protect AR11

This bit is ORed with bit-0, therefore writing to AR11 is possible only if both bit-0 and bit-7 are 0. This feature is used for write protection of the overscan color. This is important in order to keep application software from changing the border color while still permitting the attribute controller to be changed for the addressable portion of the display. Overscan is an ergonomics requirement in some systems and this bit will ensure software compatibility.



#### **VERTICAL OVERFLOW REGISTER (XR16)**

Read/Write at I/O Address 3D7h Index 16h




This register is used for both normal and alternate vertical parameters.

- 0 Vertical Total Bit-10
- 1 Vertical Display End Bit-10
- 2 Vertical Sync Start Bit-10
- 3 Reserved (R/W)
- 4 Vertical Blank Start Bit-10
- 5 Reserved (R/W)
- 6 Line Compare Bit-10
- 7 Reserved (R/W)

#### **HORIZONTAL OVERFLOW REGISTER (XR17)**

Read/Write at I/O Address 3D7h Index 17h




This register is used for both normal and alternate horizontal parameters.

- 0 Horizontal Total Bit-8
- 1 Horizontal Display End Bit-8
- 2 Horizontal Sync Start Bit-8
- 3 Horizontal Sync End Bit-5
- 4 Horizontal Blank Start Bit-8
- 5 Horizontal Blank End Bit-6
- 6 Line Compare Bit-10
- 7 Reserved (R/W)



# ALTERNATE HORIZONTAL DISPLAY END REGISTER (XR18)

Read/Write at I/O Address 3D7h Index 18h



This register is used in flat panel and CRT CGA text and graphics modes, and Hercules graphics mode.

#### 7-0 Alternate Horizontal Display End


This register specifies the number of characters displayed per scan line, similar to CR01.

Programmed Value = Actual Value - 1

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.

#### FP HSYNC START REGISTER (XR19)

Read/Write at I/O Address 3D7h Index 19h



This register is used in all flat panel modes with horizontal compression disabled, to set the horizontal sync start. This register is also used in CRT CGA text and graphics modes, and Hercules graphics mode.

#### 7-0 FP Alternate Horizontal Sync Start


These bits specify the beginning of the HSync in terms of character clocks from the beginning of the display scan. Similar to CR04.

Programmed Value = Actual Value -1



# FP HORIZONTAL SYNC END REGISTER (XR1A)

Read/Write at I/O Address 3D7h Index 1Ah



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

#### 4-0 Alternate Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of horizontal sync. Similar to CR05. If the horizontal sync width desired is N clocks, then programmed value is:

(N + Contents of XR19) ANDed with 01F Hex


# 6-5 CRT Alternate Horizontal Sync Delay

See CR05 for description

#### 7 FP Reserved

# FP HORIZONTAL TOTAL REGISTER (XR1B)

Read/Write at I/O Address 3D7h Index 1Bh



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

#### 7-0 Alternate Horizontal Total


This register contents are the total number of character clocks per line. Similar to CR00.

Programmed Value = Actual Value -5



### ALTERNATE HORIZONTAL BLANK START/ HORIZONTAL PANEL SIZE REGISTER (XR1C)

Read/Write at I/O Address 3D7h Index 1Ch



The value in this register is the Horizontal Panel Size in all Flat Panel Modes. In CRT mode, it is used for CGA text and graphics and Hercules graphics modes.

#### 7-0 FP Horizontal Panel Size

Horizontal panel size is programmed in terms of number of 8-bit (graphics/text) or 9-bit (text) characters. For double drive flat panels the actual horizontal panel size must be a multiple of two character clocks.

Programmed Value = Actual Value -1

or


# 7-0 CRT Alternate Horizontal Blank Start

See CR02 for description

Programmed Value = Actual Value -1

# ALTERNATE HORIZONTAL BLANK END REGISTER (XR1D)

Read/Write at I/O Address 3D7h Index 1Dh



Bits 0-6 of this register are used in CRT CGA text and graphics modes and CRT Hercules graphics mode. Bit 7 of this register is used for all CRT and flat panel modes.

#### 4-0 CRT Alternate Horizontal Blank Start

See CR03 for description

# 6-5 CRT Alternate Display Enable Skew Control

See CR03 for description

#### 7 Line Compare Fix

This bit affects all CRT and FP text modes. This bit is 0 on reset.


- O Internal Line Compare (split screen) flag is not delayed so that the Vertical Row Counter is reset too early which in text mode causes the first scanline of the first character row following split screen to be <a href="mailto:skipped">skipped</a> (not displayed). This is IBM VGA compatible.
- 1 Înternal Line Compare (split screen) flag is delayed so that the Vertical Row Counter is reset properly which in text mode causes the first scanline of the first character row following split screen to be displayed.

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.



# **ALTERNATE OFFSET REGISTER (XR1E)**

Read/Write at I/O Address 3D7h Index 1Eh



This register is used in all flat panel modes, CRT CGA text and graphics modes and Hercules graphics mode.


#### 7-0 Alternate Offset

See CR13 for description

Programmed Value = Actual Value -1

# VIRTUAL EGA SWITCH REGISTER (XR1F)

Read/Write at I/O Address 3D7h Index 1Fh



## 3-0 Virtual Switch Register

If bit-7 is '1', then one of these four bits is read back in Input Status Register 0 (3C2h) bit 4. The selected bit is determined by Miscellaneous Output Register (3C2h) bits 3-2 as follows:

Misc 3-2	XR1F Bit Selected
00	bit-3
01	bit-2
10	bit-1
11	bit-0

# 6-4 Reserved (0)


#### 7 Sense Select

- O Select the SENSE pin for readback in Input Status Register 0 bit-4 (default on Reset).
- 1 Select one of bits 3-0 for readback in Input Status Register 0 bit-4.



## ALTERNATE MAXIMUM SCANLINE REGISTER (XR24)

Read/Write at I/O Address 3D7h Index 24h



This register is used in flat panel text mode when TallFont is enabled during vertical compensation.

# 4-0 Alternate Maximum Scanlines (AMS)


Programmed Value = number of scanlines minus one per character row of TallFont

Double scanned lines, inserted lines, and replicated lines are not counted.

#### 7-5 Reserved (R/W)

# FP ALTERNATE TEXT MODE HORIZONTAL VIRTUAL PANEL SIZE REGISTER (XR25)

Read/Write at I/O Address 3D7h Index 25h




This register is used in flat panel 9-dot text modes.

### 7-0 FP Alternate Text Mode Horizontal Virtual Panel Size

Programmed Value = 9/8 [XR1C + 1] – 1

# ALTERNATE HORIZONTAL SYNC START OFFSET REGISTER (XR26)

Read/Write at I/O Address 3D7h Index 26h



This register is used in flat panel mode.


# 7-0 Horizontal Sync Start Offset

This value is added to CR04 (Horizontal Sync Start) when XR02 bit 2 is set to '1'.



#### VIDEO INTERFACE REGISTER (XR28)

Read/Write at I/O Address 3D7h Index 28h



#### 0 Reserved (0)

# 1 Blank / Display Enable Select

This bit is effective in CRT mode only. In flat panel mode, XR54 bit-1 controls BLANK# pin functionality.

- 0 BLANK# controls color palette output (default)
- 1 Display Enable controls palette output

#### 3-2 Reserved (0)

#### 4 256-Color Video Path

This bit is effective for both CRT and flat panel in 256-color modes other than mode 13 (i.e., Super VGA modes).

- 0 4-bit video data path (default on reset)
- 8-bit video data path (horizontal pixel panning is controlled by bit-6)

Note: GR05 bit-5 must be 0 if this bit is set

#### 5 Interlace Video

This bit is effective only for CRT graphics mode; it should be programmed to 0 for flat panel. In interlace mode XR29 holds the half-line positioning of VSync for odd frames.

- 0 Non-interlaced video (default on reset)
- 1 Interlaced video

#### 6 8-Bit Video Pixel Panning

This bit is effective for both CRT and flat panel when the 8-bit video data path is selected (bit-4 = 1).


- O AR13 bits 2-1 used to control pixel panning (default on Reset)
- 1 AR13 bits 2-0 used to control pixel panning

#### 7 Tall Font Replication

- 0 Lines 1, 9 and 12 replicated once
- 1 Line 0 replicated twice & line 15 once

### HALF LINE COMPARE REGISTER (XR29)

Read/Write at I/O Address 3D7h Index 29h



In Interlaced mode CRT operation, this register is used to generate the Half Line Compare Signal.


#### 7-0 CRT Half-Line Value

In CRT interlaced video mode this value is used to generate the 'half-line compare' signal that controls the positioning of the VSync for odd frames.



## **SOFTWARE FLAGS REGISTER 1 (XR2B)**

Read/Write at I/O Address 3D7h Index 2Bh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:


## 7-0 Display Mode

These bits are used by the BIOS to store the current display mode number.

See also XR0F, XR44, XR45 for definition of other software flags registers.

# FLM DELAY REGISTER (XR2C)

Read/Write at I/O Address 3D7h Index 2Ch



This register is used only in flat panel mode when XR2F bit-7=0. The First Line Marker (FLM) signal is generated from an internal FP VSync active edge with a delay specified by this register. The FLM pulse width is always one line for SS panels and two lines for DD panels.


#### 7-0 FLM Delay (VDelay)

These bits define the number of HSyncs between the internal VSync and the rising edge of FLM.



# LP DELAY REGISTER (CMPR OFF) (XR2D)

Read/Write at I/O Address 3D7h Index 2Dh



This register is used only in flat panel mode when XR2F bit-6 = 0 and graphics mode horizontal compression is <u>disabled</u>. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-5</u> and the value in this register. The LP pulse width is specified in register XR2F.


#### 7-0 LP Delay (HDelay)

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel mode with graphics mode horizontal compression <u>disabled</u>. The msb (bit 8) of this parameter is XR2F <u>bit-5</u>.

Programmed Value = Actual Value -1

# LP DELAY REGISTER (CMPR ON) (XR2E)

Read/Write at I/O Address 3D7h Index 2Eh



This register is used only in flat panel mode when XR2F bit-6 = 0 and 9-dot text mode is used. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F bit-4 and the value in this register. The LP pulse width is specified in register XR2F.

#### 7-0 LP Delay (HDelay)


These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel 9-dot text modes. The msb (bit 8) of this parameter is XR2F bit-4.

Programmed Value = Actual Value -1



### LP WIDTH REGISTER (XR2F)

Read/Write at I/O Address 3D7h Index 2Fh



This register is used only in flat panel mode. This register together with XR2D or XR2E defines the LP output pulse in flat panel mode.

#### 3-0 LP Width

These bits define the width of LP output pulse in terms of number of character (8-dot only) clocks in flat panel mode.

Programmed Value = Actual Value -1

### 4 LP Delay (XR2E) Bit-8

This bit is the msb of the LP Delay parameter for 9-dot text modes.

# 5 LP Delay (XR2D) Bit-8

This bit is the msb of the LP Delay parameter for graphics mode with horizontal compression disabled.

#### 6 LP Delay Disable

- O LP Delay Enable: XR2D and XR2F bit-5 (or XR2E and XR2F bit-4) are used to delay the LP active edge with respect to the FP Blank inactive edge.
- 1 LP Delay <u>Disable</u>: the LP active edge will coincide with the FP Blank inactive edge.


# 7 FLM Delay Disable

- O FLM Delay <u>Enable</u>: XR2C is used to delay the external FLM active edge with respect to the internal FLM active edge.
- 1 FLM Delay <u>Disable</u>: the external FLM active edge will coincide with the internal FLM active edge.



# **CLOCK DIVIDE CONTROL REGISTER 0 (XR30)**

Read/Write at I/O Address 3D7h Index 30h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

#### 0 Reference Divisor Select

Selects the reference pre-scale factor:

- 0 Divide by 4
- 1 Divide by 1

#### 3–1 Post Divisor Select


Selects the post-divide factor:

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Divide by 64
- 111 Divide by 128

#### 7-4 Reserved (R/W)

#### **CLOCK M-DIVISOR REGISTER (XR31)**

Read/Write at I/O Address 3D7h Index 31h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

#### 6-0 VCO M-Divisor


M-Divisor value calculated for the desired output frequency.

#### 7 Reserved (R/W)



### **CLOCK N-DIVISOR REGISTER (XR32)**

Read/Write at I/O Address 3D7h Index 32h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

#### 6-0 VCO N-Divisor


N-Divisor value calculated for the desired output frequency.

## 7 Reserved (R/W)



## **CLOCK CONTROL REGISTER (XR33)**

Read/Write at I/O Address 3D7h
Index 33h



#### 1-0 Reserved (0)

These bits are reserved for future use and must be programmed to 0 for proper operation.

#### 2 Oscillator Powerdown

- 0 OSC Enabled (default on reset)
- 1 OSC Disabled

This bit is effective if XR01[5] = 1 and XR33[6] = 1.

#### 3 Reserved (R/W)

#### 4 Video Clock Select

#### 0 Use VCLK as Video Clock Source

XR01[4] = 1 (internal clock source): use the output of the internal VCLK VCO as the video clock

XR01[4] = 0 (external clock source†): use the XTALI input pin (external video clock input) as the video clock

#### 1 Use MCLK as Video Clock Source

XR01[4] = 1 (internal clock source): use the output of the internal MCLK VCO divided by 2 as the video clock

XR01[4] = 0 (external clock source†): use the ADDHI input pin (external memory clock input) divided by 2 as the video clock

# 5 Clock Register Program Pointer

This bit determines which VCO is being programmed. Following a write to XR32 the data contained in XR32:30 is synchronously transferred to the appropriate VCO counter latch.

- 0 VCLK VCO selected
- 1 MCLK VCO selected

# 6 Power Sequencing Reference Clock

#### If XR01[4]=0 (external clock source†):

- 0 Use AA9 pin as 32 KHz clock input for panel power sequencing and slow refresh clock (default on reset). Asymmetric DRAM option (XR05[3]=1) should not be enabled.
- 1 Use the MCLK divided by 1536 as the reference clock for panel power sequencing. For 56 MHz memory clock, panel power sequencing would be 36.5 KHz.

## If XR01[4]=1 (internal clock source):

- Use the XTALI input pin (or the oscillator on the XTALI & XTALO pins) divided by 384 as the panel power sequencing reference clock and slow refresh clock. For an input clock of 14.414 MHz, panel power sequencing clock would be 37.5 KHz (default on reset).
- 1 Use AA9 pin as 32 KHz clock input for panel power sequencing reference clock and slow refresh clock. Asymmetric DRAM option (XR05[3]=1) should not be enabled in this case.


#### 7 Reserved (R/W)

† For the external clock option, GPIO0-1 are used to output clock selects 0 and 1, the ADDHI pin is used to input the memory clock, and the XTALI pin is used to input the video clock.



# COLOR KEY REGISTER 0 (XR3A)

Read/Write at I/O Address 3D7h Index 3Ah




# 7-0 Color Compare Data 0

These bits are compared to the least significant 8 bits of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on the MBD15:0, CASBH# and CASBL# pins. The logical masking and compare operations are described in the functional description.

The color comparison occurs before the RAMDAC. In 4BPP and 8BPP modes using palette LUT data, the LUT index is used in the comparison, not the 18BPP LUT data.

### **COLOR KEY REGISTER 1 (XR3B)**

Read/Write at I/O Address 3D7h Index 3Bh




#### 7-0 Color Compare Data 1

These bits are compared to bits 15:8 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on the MBD15:0, CASBH# and CASBL# pins. The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP and 8BPP modes. This is accomplished by setting Color Mask Register 1 (XR3E) = 0FFh.



## **COLOR KEY REGISTER 2 (XR3C)**

Read/Write at I/O Address 3D7h Index 3Ch




# 7-0 Color Compare Data 2

These bits are compared to bits 23:16 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on the MBD15:0, CASBL# and CASBH# pins. The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP, 8BPP and 16BPP modes. It should only be used in 24BPP modes. This is accomplished by setting Color Mask Register 2 (XR3F) = 0FFh.

# COLOR KEY MASK REGISTER 0 (XR3D)

Read/Write at I/O Address 3D7h Index 3Dh



#### 7-0 Color Compare Mask 0


This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- O Data does participate in compare operation
- Data does not participate in compare operation (masked)



# **COLOR KEY MASK REGISTER 1 (XR3E)**

Read/Write at I/O Address 3D7h Index 3Eh




# 7-0 Color Compare Mask 1

This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- O Data does participate in compare operation
- 1 Data does not participate in compare operation (masked)

#### **COLOR KEY MASK REGISTER 2 (XR3F)**

Read/Write at I/O Address 3D7h Index 3Fh



# 7-0 Color Compare Mask 2


This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- O Data does participate in compare operation
- 1 Data does not participate in compare operation (masked)



#### **SOFTWARE FLAGS REGISTER 2 (XR44)**

Read/Write at I/O Address 3D7h
Index 44h



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

# 3-0 Set Panel Type (40K BIOS Only)

- 00 Panel #1
- 01 Panel #2
- 02 Panel #3
- 03 Panel #4
- 04 Panel #5
- 05 Panel #6 06 Panel #7
- 07 Panel #8
- 08-0F Reserved

#### 4 Optimal Compensation Enable


- 0 Disable optimal compensation
- 1 Enable optimal compensation

#### 7-5 Reserved (0)

See also XR0F, XR2B, XR45 for definition of other software flags registers.

## **SOFTWARE FLAGS REGISTER 3 (XR45)**

Read/Write at I/O Address 3D7h Index 45h



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:


#### 7-0 Flags (Reserved)

See also XR0F, XR2B, XR44 for definition of other software flags registers.



### PANEL FORMAT REGISTER 2 (XR4F)

Read/Write at I/O Address 3D7h Index 4Fh



This register is used only in flat panel mode.

### 2-0 Bits Per Pixel Selection

The value in this field, along with the dither and FRC settings, determines gray / color levels produced:

		No FRC	
	# of msbs	Gray /	Gray /
	Used	Color	Color
	to Generate	Levels	Levels
	Gray / Color	without	with
001	Levels 1	Dithering 2	Dithering 5
010	2 3	4	13
011		8	13
100	4	16	61
101	5	32	125
110	6	64	253
111	8	256	n/a

### 2-Frame FRC (Color TFT or Monochrome Panels)

	# of msbs	Gray /	Gray /
	Used	Color	Color
	to Generate	Levels	Levels
	Gray / Color	without	with
	<u> Levels</u>	<u>Dithering</u>	Dithering
010	1	3	9
011	2	7	25
100	3	15	57
101	4	31	125

### 16-Frame FRC (Color or Monochrome STN Panels)

	# of msbs	Gray /	Gray /
	Used	Color	Color
	to Generate	Levels	Levels
	Gray / Color	without	with
	<u>Levels</u>	<b>Dithering</b>	<u>Dithering</u>
001	1	2	5
010	2	4	13
011	3	8	29
100	4	16	61

The setting programmed into this field determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). If the VGA palette is used then a maximum of 6 bits/pixel (bits 7-2) (setting '110') should be used. If the VGA palette is bypassed then a maximum of 8 bits/pixel (bits 7-0) (setting '111) may be used. With 2-frame and 16-frame FRC, settings not listed in the tables above are undefined. Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that Chips and Technologies has found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.

### 3-5 Reserved (R/W)

### 6 M Pin Select

- M signal goes to the M pin (default on reset)
- 1 FP Display Enable (FP Blank#) signal goes to the M pin. Polarity is controlled by XR54[0].


### 7 LP Pin Select

- 0 FP HSync (LP) signal goes to the LP pin. Polarity is controlled by XR54[6] (default on reset).
- 1 FP Display Enable (FP Blank#) signal goes to the LP pin. Polarity is controlled by XR54[0].



### **PANEL FORMAT REGISTER 1 (XR50)**

Read/Write at I/O Address 3D7h Index 50h



This register is used only in flat panel mode.

### 1-0 Frame Rate Control (FRC)

FRC is gray scale simulation on a frame by frame basis to generate gray scales on on monochrome flat panels that do not support gray levels internally.

- 00 No FRC. This setting is used for panels which can generate gray scales internally.
- 01 16-frame FRC. One to four bits/pixel output to the panel are possible and therefore this setting is used only with panels which do not support internal gray scaling. This setting is used to simulate 16 gray levels per pixel. The bits per pixel are specified by XR4F[2-0] and the valid values are 010, 011, 100 and 101.
- 010, 011, 100 and 101.

  10 2-frame FRC. One to four bits/pixel output to the panel are possible and therefore this setting can also be used with panels that support internal gray scaling. Number of input bits used (specified in XR4F[2-0]) are one more than the number of output bits and therefore, the valid values for XR4F[2-0] are 010,011,100 or 101.
- 11 Reserved

#### 3-2 Dither Enable

- 00 Disable dithering
- 01 Enable dithering for 256-color modes (AR10 bit-6 = 1 or XR28 bit 4 = 1)
- 10 Enable dithering for all modes
- 11 Reserved

### 6-4 Clock Divide (CD)

These bits specify the frequency ratio between the dot clock and the flat panel shift clock (SHFCLK) signal.

- 000 Shift Clock Freq = Dot Clock Freq. This setting is used to output 1 pixel per shift clock with a maximum of 8 bpp (bits/pixel) for single drive monochrome panels. For double drive color panels, this setting is used to output 2-2/3 4-bit pack pixels. FRC and dithering may be enabled.
- O01 Shift Clk Freq = 1/2 Dot Clock Freq. This setting is used to output 2 pixels per shift clock with a maximum of 8 bits/pixel for single drive monochrome panels and 4 bpp for single drive color panels. For double drive color panels, this setting is used to output 5-1/3 4-bit pack pixels. FRC and dithering can be enabled.
- 010 Shift Clk Freq = 1/4 Dot Clock Freq. This setting is used to output 4 pixels per shift clock with a maximum of 4 bpp for single drive mono panels and 2 bits/pixel for single drive color panels. For double drive monochrome panels, this setting is used to output 8 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- O11 Shift Clk Freq = 1/8 Dot Clock Freq.
  This setting is used to output 8 pixels per shift clock with a maximum of 2 bpp for single drive mono panels and 1 bit/pixel for single drive color panels. For double drive mono panels, this setting is also used to output 16 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- 100 Shift Clk Freq = 1/16 Dot Clock Freq. This setting is used to output 16 pixels per shift clock with maximum of 1 bit/pixel for single drive monochrome panels. Dithering can also be enabled.

### 7 Color VAM Panel Control


This bit is effective only when color Voltage Amplitude Modulation (VAM) panel is used.

- 0 15-bit color VAM panel interface
- 1 18-bit color VAM panel interface



### **DISPLAY TYPE REGISTER (XR51)**

Read/Write at I/O Address 3D7h Index 51h



### 1-0 Panel Type (PT)

These bits are effective for flat panel only.

- 00 Single Panel Single Drive (SS)
- 01 Reserved
- 10 Reserved
- 11 Dual Panel Double Drive (DD)

### 2 Display Type (DT)

This bit is effective for CRT and flat panel. This bit also controls the BLANK# pin.

- CRT display (default on Reset)
   BLANK# pin outputs CRT Blank
- 1 FP (Flat Panel) display BLANK# pin outputs FP Blank

### 3 Shift Clock Divide

This bit is effective for flat panel only.

- O Shift Clock to Dot Clock relationship expressed by XR50[6-4].
- In this mode, the Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock.

### 4 Reserved (R/W)

### 5 Shift Clock Mask (SM)

This bit is effective for flat panel only.

- O Allow shift clock output to toggle outside the display enable interval
- 1 Force the shift clock output low outside the display enable interval

### 6 Enable FP Compensation (EFCP)

This bit is effective for flat panel only. It enables flat panel horizontal and vertical compensation depending on panel size, current display mode, and contents of the compensation registers.

- 0 Disable FP compensation
- 1 Enable FP compensation

### 7 LP During Vertical Blank


This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when XR54 bit-1 = 0 (e.g., Plasma / EL panels). This bit should be reset when using non-SS panels or when XR54 bit-1 = 1.

- 0 FP HSync (LP) is generated from internal FP Blank inactive edge
- 1 FP HSync (LP) is generated from internal FP <u>Horizontal</u> Blank inactive edge



### **POWER DOWN CONTROL REGISTER (XR52)**

Read/Write at I/O Address 3D7h Index 52h



### 2-0 Normal Refresh Count

These bits specify the number of memory refresh cycles to be performed per scanline. A minimum value of 1 should be programmed in this register.

### 3 Panel Off Mode

This bit provides a software alternative to enter Panel Off mode. Note that Panel Off mode will be effective in both CRT and flat panel modes of operation.

- 0 Normal mode (default on reset)
- 1 Panel Off mode

In Panel Off mode, the CRT / FP display memory interface is inactive but CPU interface and display memory refresh are still active. The internal RAMDAC is also inactive.

### 4 Software STANDBY Mode

This bit provides an alternative way to enter the Standby mode. When this bit is set, the 65535 enters Standby mode. To exit Standby mode, when this bit is set, STNDBY# pin must be asserted and then reasserted. This bit will also be reset when STNDBY# pin goes active (low).

- 0 Normal Mode (default on reset)
- 1 Standby Mode

### 5 Standby and Panel Off Control

This bit is effective in Flat Panel Mode during Standby and Panel Off modes (XR52[3] = 1 or XR52[4] = 1 or STNDBY# pin 11 active (low)).

- Video data and/or flat panel control signals are driven inactive (default on reset).
- 1 Video data and flat panel control signals pins are tri-stated with a weak internal pull-down.

Note: XR61 bit-7 controls the inactive level for video data in <u>text</u> mode; XR63 bit-7 controls the inactive level for video data in graphics mode:

0 = low when inactive 1 = high when inactive

Note: This bit does not affect HSYNC and VSYNC pins. In Standby and Panel Off modes, HSYNC and VSYNC will be driven low.

### 6 Standby Refresh Control

This bit is effective only in Standby mode (STNDBY# pin low). Standby mode is effective for both CRT and flat panel modes. In Standby mode, CPU interface to display memory and internal registers is inactive. The CRT / FP display memory interface, video data and timing signals, and internal RAMDAC are inactive (all CRT and flat panel video control and data pins are 3-stated). Display memory refresh is controlled by this bit.

0 Self-Refresh DRAM support.

Display memory refresh frequency is derived from XR33 bit-6. This bit indicates whether the internal RCLK or the external 32 KHz is used for slow refresh.

### 7 CRT Mode Control


This bit is effective in CRT mode only (non-simultaneous CRT and flat panel) (XR51 bit-2 = 0).

- O Video data and flat panel control signals are 3-stated with weak internal pull-down (default on reset).
- Video data and flat panel control signals are inactive.



### **PANEL FORMAT REGISTER 3 (XR53)**

Read/Write at I/O Address 3D7h Index 53h



#### 0 Disable AR10 Bit-2

- 0 Use AR10 bit-2 for Line Graphics control (default on Reset).
- 1 Use XR53 bit-1 instead of AR10 bit-2 for Line Graphics control

### 1 Alternate Line Graphics Character Control

This bit is effective only if bit-0 = 1.

- O Ninth pixel of line graphics character is set to the <u>background color</u>
- 1 Ninth pixel of line graphics character is identical to the <u>eighth pixel</u>
- 2 FRC Option 1
- 3 FRC Option 2

### 5-4 Pixel Packing

These bits should be programmed only when color STN panels are used. These bits should be programmed to 00 for monochrome panels or TFT color panels.

- 00  $\frac{3-\text{bit Pack}}{01$ , or 10. XR50 bits 5-4 can be 00,
- 01 4-bit Pack. XR50 bits 5-4 can be 00 or 01. If a DD panel is used, XR50 bits 5-4 should be set 00.
- 10 Reserved
- 11 Extended 4-bit Pack. XR50 bits 5-4 must be programmed to 01.

These bits are effective only for Color STN panels when FRC is enabled.

### 6 FRC Option 3


This bit affects 2-frame FRC

- 0 FRC data changes every frame
- 1 FRC data changes every other frame
- 7 Reserved (R/W)



### PANEL INTERFACE REGISTER (XR54)

Read/Write at I/O Address 3D7h Index 54h



This register is used only in flat panel modes.

### 0 FP Blank Polarity

This bit controls the polarity of the BLANK# pin in flat panel mode. In CRT mode, XR28 bit-0 controls polarity of the BLANK# pin.

- 0 Positive polarity
- 1 Negative polarity

### 1 FP Blank Select

This bit controls the BLANK# pin output in flat panel mode. In CRT mode, XR28 bit-1 controls the BLANK# output. This bit also affects operation of the flat panel video logic, generation of the FP HSync (LP) pulse signals, and masking of the Shift Clock.

- O The BLANK# pin outputs both FP Vertical and Horizontal Blank. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses.
- 1 The BLANK# pin outputs only FP Horizontal Blank. During FP Vertical Blank, the flat panel video logic will be active, the FP HSync (LP) pulse will be generated, and Shift Clock can not be masked. Note however that Shift Clock can still be masked during FP Horizontal Blank.

Note: The signal polarity selected by bit-0 is applicable for either selection.

#### 3-2 FP Clock Select Bits 1-0

Select flat panel dot clock source. These bits are used instead of Miscellaneous Output Register (MSR) bits 3-2 in flat panel mode. See description of MSR bits 3-2.

### 5-4 FP Feature Control Bits 1-0

Select flat panel dot clock source. These bits are used instead of Feature Control Register (FCR) bits 1-0 in flat panel mode. See description of FCR bits 1-0.

### 6 FP HSync (LP) Polarity

This bit controls the polarity of the flat panel HSync (LP) pin.

- 0 Positive polarity
- 1 Negative polarity

### 7 FP VSync (FLM) Polarity


This bit controls the polarity of the flat panel VSync (FLM) pin.

- 0 Positive polarity
- 1 Negative polarity



### HORIZONTAL COMPENSATION REGISTER (XR55)

Read/Write at I/O Address 3D7h Index 55h



This register is used only in flat panel modes when flat panel compensation is enabled (XR51 bit-6 = 1).

### 0 Enable Horizontal Compensation (EHCP)

- 0 Disable horizontal compensation
- 1 Enable horizontal compensation

### 1 Enable Automatic Horizontal Centering (EAHC) (effective only if bit-0 is 1)

- O Enable non-automatic horizontal centering. The Horizontal Centering Register is used to specify the left border. If no centering is desired then the Horizontal Centering Register can be programmed to 0.
- 1 Enable automatic horizontal centering. Horizontal left and right borders will be computed automatically.
- 2 Enable Text Mode Horizontal Compression (ETHC) (this bit is effective only if bit-0 is 1 in flat panel text mode). Setting this bit will turn on text mode horizontal compression regardless of horizontal display width or horizontal panel size.
  - Text mode horizontal compression off
     Text mode horizontal compression on.
     8-dot text mode is forced when 9-dot text mode is specified (SR01 bit-0 = 0 or Hercules text).

Note: This bit affects the horizontal pixel panning logic. When text mode horizontal compression is active, programming 9-bit panning will result in 8-bit panning.

### 4-3 Reserved (R/W)

### 5 Enable Automatic Horizontal Doubling (EAHD) (this bit is effective if bit-0 is 1)

- O Disable Automatic Horizontal Doubling. Horizontal doubling will only be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation.
- 1 Enable Automatic Horizontal Doubling. Horizontal doubling will be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation or when the Horizontal Display width (CR01) is equal to or less than half of the Horizontal Panel Size (XR18).

### 6 Alternate CRT HSync Polarity

- 0 Positive
- Negative


### 7 Alternate CRT VSync Polarity

- 0 Positive
- 1 Negative

Note: bits 6 and 7 above are used in flat panel mode (XR51 bit-2 = 1) instead of MSR bits 6 and 7). This is primarily used for simultaneous CRT / Flat Panel display.



HORIZONTAL CENTERING REGISTER (XR56) Read/Write at I/O Address 3D7h Index 56h



This register is used only in flat panel modes when non-automatic horizontal centering is enabled.


### Horizontal Left Border (HLB)

Programmed Value (in character clocks) = Width of Left Border – 1



### VERTICAL COMPENSATION REGISTER (XR57)

Read/Write at I/O Address 3D7h Index 57h



This register is used only in flat panel modes when flat panel compensation is enabled.

### 0 Enable Vertical Compensation (EVCP)

- 0 Disable vertical compensation
- 1 Enable vertical compensation

### 1 Enable Automatic Vertical Centering (EAVC)

This bit is effective only if bit-0 is 1.

- O Enable non-automatic vertical centering. The Vertical Centering Register is used to specify the top border. If no centering is desired then the Vertical Centering Register can be programmed to 0.
- 1 Enable automatic vertical centering. Vertical top and bottom borders will be computed automatically.

### 2 Enable Text Mode Vertical Stretching (ETVS)

This bit is effective only if bit-0 is 1.

- O Disable text mode vertical stretching; graphics mode vertical stretching is used if enabled.
- 1 Enable text mode vertical stretching

### 4-3 Text Mode Vertical Stretching (TVS1-0)

These bits are effective if bits 2 and 0 are 1.

- 00 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, DS, LI.
- 01 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, LI, DS.
- 10 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, DS, TF.
- 11 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, TF, DS.

### 5 Enable Vertical Stretching (EVS)

This bit is effective only if bit-0 is 1.

- 0 Disable vertical stretching
- 1 Enable vertical stretching

### 6 Vertical Stretching (VS)

Vertical Stretching can be enabled in both text and graphics modes. This bit is effective only if bits 5 and 0 are 1.

- O Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, DS, LR.
- 1 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, LR, DS.

### 7 Disable Fast Centering


This bit is effective only if XR58[1-0] = 11.

- 0 Enable Fast Centering
- Disable Fast Centering



### **VERTICAL CENTERING REGISTER (XR58)**

Read/Write at I/O Address 3D7h Index 58h



This register is used only in flat panel modes when non-automatic vertical centering is enabled.

### 7-0 Vertical Top Border LSBs (VTB7-0)


Programmed value:

Top Border Height (in scan lines) -1

This register contains the eight least significant bits of the programmed value of the Vertical Top Border (VTB). The two most significant bits are in the Vertical Line Insertion Register (XR59).

### **VERTICAL LINE INSERTION REGISTER (XR59)**

Read/Write at I/O Address 3D7h Index 59h



This register is used only in flat panel text mode when vertical line insertion is enabled.

### 3-0 Vertical Line Insertion Height (VLIH3-0)

Programmed Value:

Number of Insertion Lines - 1

The value programmed in this register - 1 is the number of lines to be inserted between the rows. Insertion lines are never double scanned even if double scanning is enabled. Insertion lines use the background color.

### 4 Reserved (0)

### 6-5 Vertical Top Border MSBs (VTB9-8)

This register contains the two most significant bits of the programmed value of the Vertical Top Border (VTB). The eight least significant bits are in the Vertical Centering Register (XR58).

### 7 Hardware Line Replication


This bit is effective in text mode when Line Replication is selected (XR57[2] = 1). Hardware line replication, when enabled, replicates lines to display a 19-line character from a 16-line font as specified in XR28 bit-7.

- 0 Normal text mode line replication
- 1 Hardware line replication is enabled



### VERTICAL LINE REPLICATION REGISTER (XR5A)

Read/Write at I/O Address 3D7h Index 5Ah



This register is used only in flat panel text or graphics modes when vertical line replication is enabled.

### 3-0 Vertical Line Replication Height (VLRH)

Programmed Value = Number of Lines Between Replicated Lines – 1


Double scanned lines are also counted.

In other words, if this field is programmed with '7', every 8th line will be replicated.

### 7-4 Reserved (R/W)

### PANEL POWER SEQUENCING DELAY REGISTER (XR5B)

Read/Write at I/O Address 3D7h Index 5Bh



This register is used only in flat panel modes. The generation of the clock for panel power sequencing logic is controlled by XR33[6]. The delay intervals below assume a 37.5 KHz clock generated by the interal clock synthesizer. If the 32KHZ input is used, the delay intervals should be scaled accordingly.


- 3-0 Programmable value of panel powersequencing during power down. This value can be programmed up to 459 milliseconds in increments of 29 milliseconds. A value of 0 is not valid.
- 7-4 Programmable value of panel power sequencing during power up. This value can be programmed up to 54 milliseconds in increments of 3.4 milliseconds. A value of 0 is not valid.

119



### ACTIVITY TIMER CONTROL REGISTER (XR5C)

Read/Write at I/O Address 3D7h Index 5Ch



This register is used to control the Activity timer functionality. The activity timer uses the same clock as power sequencing which is controlled by XR33[6]. The delay intervals below assume a 35.7 KHz clock, if an external 32 KHz input is used, the delay is scaled accordingly.

### 4-0 Activity Timer Count

For a 35.7 KHz clock the counter granularity is approximately 25.6 seconds. The minimum programmed value of 1 results in 25.6 second delay and the maximum count of 32 results in a delay of 13.7 minutes. If the clock input on AA9 is other than 32 KHz, the delay should be scaled accordingly.

### 5 Reserved (R/W)

### 6 Activity Timer Action

- When the activity timer count is reached, the ENABKL pin is deactivated (driven low to turn the backlight off)
- 1 When the activity timer count is reached, Panel Off mode is entered.


### 7 Enable Activity Timer

- O Disable activity timer (default on reset)
- 1 Enable activity timer



### FP DIAGNOSTIC REGISTER (XR5D)

Read/Write at I/O Address 3D7h Index 5Dh



### 0 Enable VGA Palette Powerdown in Panel Off Mode.

- O Disable VGA Palette powerdown in Panel Off Mode (default on reset)
- 1 Enable VGA Palette powerdown in Panel Off mode

### 1 Enable CPU Access to VGA Palette in Panel Off Mode.

This bit is effective when bit 0=1 or bit 7=1.

- O Disable CPU access to VGA Palette in Panel Off Mode (default on reset)
- Enable CPU access to VGA Palette in Panel Off Mode

### 2 Enable Activity Timer Test

- 0 Disable Activity Timer test mode (default on reset)
- 1 Enable Activity Timer test mode

#### 3 Force 16-Bit Local Bus

This bit is effective when 32-bit local bus and 16-bit memory interface are used during font load.

- O Do not force 16-bit local bus when loading font (default on reset)
- 1 Force 16-bit local bus when loading font

### 4 Disable Vertical Compensation

- O Vertical compensation can be enabled in all cases (default on reset)
- Disable vertical compensation if Vertical Display Enable End equals Vertical Panel Size.

### 5 18-bit Color TFT Test Mode

- O Disable 18-bit color TFT test mode (default on reset)
- 1 Enable 18-bit color TFT test mode

### 6 Prevent HSYNC and VSYNC Deactivation

- 0 Allow HSYNC and VSYNC to be deactivated when XR06[1] = 1 (default on reset)
- 1 Prevents HSYNC and VSYNC from being deactivated when XR06[1] = 1.


### 7 Enable VGA Palette Powerdown in VGA Palette Bypass Mode

- O Disable VGA palette powerdown when XR06[5]=1
- 1 Enable VGA palette powerdown when XR06[5]=1 and XR06[1]=1



### M (ACDCLK) CONTROL REGISTER (XR5E)

Read/Write at I/O Address 3D7h
Index 5Eh



This register is used only in flat panel mode.

### 6-0 M (ACDCLK) Count (ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the M (ACDCLK) output. These bits are effective only when bit 7 = 0 and contents of this register are grater than 2.


Programmed Value = Actual Value -2

### 7 M (ACDCLK) Control

- O The M (ACDCLK) phase changes depending on bits 0-6 of this register
- 1 The M (ACDCLK) phase changes every frame if frame accelerator is not used. If frame accelerator is used, the M (ACDCLK) phase changes every other frame.

### **POWER DOWN REFRESH REGISTER (XR5F)**

Read/Write at I/O Address 3D7h Index 5Fh



### 7-0 Power Down Refresh Frequency

These bits define the frequency of memory refresh cycles in power down (standby) mode (STNDBY# pin low). CAS-Before-RAS (CBR) refresh cycles are performed.

If XR52 bit-6 = 1, the interval between two refresh cycles is determined by bits 0-3 of this register per the table below. Bits 4-7 of this register are reserved for future use in this mode (and should be programmed to 0).

### 3 2 1 0 Approximate Refresh Interval

0000	16 usec / cycle
0001	47 usec / cycle
0010	63 usec / cycle
0011	78 usec / cycle
0100	94 usec / cycle
0101	109 usec / cycle
0110	125 usec / cycle
0111	141 usec / cycle
1000	156 usec / cycle


These refresh intervals assume a 32 KHz clock. If the internal clock is used, the refresh interval is scaled accordingly.

If XR52 bit-6 = 0, a value of 0 causes no refresh to be performed. Self-Refresh DRAMs should be used in this case.



### **BLINK RATE CONTROL REGISTER (XR60)**

Read/Write at I/O Address 3D7h Index 60h



This register is used in all modes.

### 5-0 Cursor Blink Rate

These bits specify the <u>cursor blink</u> period in terms of number of VSyncs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits default to 000011 (decimal 3) on reset which corresponds to eight VSyncs per cursor blink period per the following formula (four VSyncs on and four VSyncs off):

Programmed Value = (Actual Value) / 2 - 1

Note: In graphics mode, the pixel blink period is fixed at 32 VSyncs per cursor blink period with 50% duty cycle (16 on and 16 off).

### 7-6 Character Blink Duty Cycle

These bits specify the <u>character blink</u> (also called 'attribute blink') duty cycle in text mode.


	Character Blink	
	Duty Cycle	<u> 76</u>
	50%	$\overline{0}$
	25%	0 1
default on Reset)	50% (	1 0
	75%	1 1

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is twice as slow as cursor blink).



### SMARTMAP™ CONTROL REGISTER (XR61)

Read/Write at I/O Address 3D7h Index 61h



This register is used in flat panel text mode only.

### 0 SmartMap™ Enable

- O Disable SmartMap™, use color lookup table and use internal RAMDAC palette if enabled (XR06 bit-2 = 1).
- 1 Enable SmartMap™, bypass both color lookup table and internal RAMDAC palette in flat panel text mode. Although color lookup table is bypassed, translation of 4 bits/pixel data to 6 bits/pixel data is still performed depending on AR10 bit-1 (monochrome / color display) as follows:

Output	AR10 bit-1 = 0	AR10 bit-1 = 1
Out0	In0	In0
Out1	In1	In1
Out2	In2	In2
Out3	In3	InO+In1+In2+In3
Out4	In3	In3
Out5	In3	In3

Note: This bit does not affect CRT text / graphics mode or flat panel graphics mode; i.e.: the color lookup table is always used, and similarly the internal RAMDAC palette is used if enabled.

### 4-1 SmartMap™ Threshold

These bits are used only in flat panel text mode when SmartMap™ is enabled (bit-0 = 1). They define the minimum difference between the foreground and background colors. If the difference is less than this threshold, the colors are separated by adding and subtracting the shift values (XR62) to the foreground and background colors. However, if the foreground and background color values are the same, then the color values are not adjusted.

### 5 SmartMap™ Saturation

This bit is used only in flat panel text mode when SmartMapTM is enabled (bit-0 = 1). It selects the clamping level after the color addition/subtraction.

- O The color result is clamped to the maximum and minimum values (0Fh and 00h respectively)
- 1 The color result is computed modulo 16 (no clamping)

### 6 Text Enhancement

This bit is used only in flat panel text mode.

- 0 Normal text
- 1 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt

### 7 Text Video Output Polarity (TVP)

This bit is effective for flat panel text mode only.


- 0 Normal polarity
- 1 Inverted polarity

Note: Graphics video output polarity is controlled by XR63 bit-7 (GVP).



### SMARTMAP™ SHIFT PARAMETER REGISTER (XR62)

Read/Write at I/O Address 3D7h Index 62h



This register is used in flat panel text mode when SmartMapTM is enabled (XR61 bit-0 = 1).

### 3-0 Foreground Shift


These bits define the number of levels that the foreground color is shifted when the foreground and background colors are closer than the SmartMapTM Threshold (XR61 bits 1-4). If the foreground color is "greater" than the background color, then this field is added to the foreground color. If the foreground color is "smaller" than the background color, then this field is subtracted from the foreground color.

### 7-4 Background Shift

These bits define the number of levels that the background color is shifted when the foreground and background colors are closer than the SmartMapTM Threshold (XR61 bits 1-4). If the background color is "greater" than the foreground color, then this field is added to the background color. If the background color is "smaller" than the foreground color, then this field is subtracted from the background color.

### SMARTMAP™ COLOR MAPPING CONTROL REGISTER (XR63)

Read/Write at I/O Address 3D7h Index 63h



#### 5-0 Color Threshold

These bits are effective for monochrome (XR51 bit-5 = 1) single/double drive flat panel with 1 bit/pixel (XR50 bits 4-5 = 11) without FRC (XR50 bits 0-1 = 11). They specify the color threshold used to reduce 6-bit video to 1-bit video color. Color values equal to or greater than the threshold are mapped to 1 and color values less than the threshold are mapped to 0.

### 6 Reserved (R/W)

Reset defaults this bit to 1.

### 7 Graphics Video Output Polarity (GVP)

This bit is effective for CRT and flat panel graphics mode only.


- 0 Normal polarity
- 1 Inverted polarity

Note: Text video output polarity is controlled by XR61 bit-7 (TVP).



### FP ALTERNATE VERTICAL TOTAL REGISTER (XR64)

Read/Write at I/O Address 3D7h Index 64h



This register is used in all flat panel modes.


### 7-0 FP Alternate Vertical Total

The contents of this register are 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. The vertical total value specifies the total number of scan lines per frame. Similar to CR06.

Programmed Value = Actual Value - 2

### FP ALTERNATE OVERFLOW REGISTER (XR65)

Read/Write at I/O Address 3D7h Index 65h




This register is used in all flat panel modes.

- 0 FP Alternate Vertical Total Bit-8
- 1 FP Vertical Panel Size Bit-8
- 2 FP Alternate Vertical Sync Start Bit-8
- 3 Reserved (R/W)
- 4 Reserved (R/W)
- 5 FP Alternate Vertical Total Bit-9
- 6 FP Vertical Panel Size Bit-9
- 7 FP Alternate Vertical Sync Start Bit-9



### FP ALTERNATE VERTICAL SYNC START REGISTER (XR66)

Read/Write at I/O Address 3D7h Index 66h



This register is used in all flat panel modes.


### 7-0 FP Alternate Vertical Sync Start

The contents of this register are the 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. This value defines the scan line position at which vertical sync becomes active. Similar to CR10.

Programmed Value = Actual Value -1

### FP ALTERNATE VERTICAL SYNC END REGISTER (XR67)

Read/Write at I/O Address 3D7h Index 67h



This register is used in all flat panel modes.

### 3-0 FP Alternate Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. Similar to CR11. If the vertical sync width desired is N lines, the programmed value is:


(contents of XR66 + N) ANDed with 0FH

### 7-4 Reserved (R/W)



### VERTICAL PANEL SIZE REGISTER (XR68)

Read/Write at I/O Address 3D7h Index 68h



This register is used in all flat panel modes.

### 7-0 Vertical Panel Size


The contents of this register define the number of scan lines per frame.

Programmed Value = Actual Value -1

Panel size bits 8-9 are defined in overflow register XR65.

### PROGRAMMABLE OUTPUT DRIVE REGISTER (XR6C)

Read/Write at I/O Address 3D7h Index 6Ch



This register is used to control the output drive of the bus, video, and memory interface pins.

### 0 Reserved (R/W)

### 1 CFG8 - Core Vcc Selection

This bit determines pad input threshold. On the falling edge of RESET, this bit will latch the state of AA8 pin (CFG8).

- 0 Vcc for internal logic is 3.3V
- 1 Vcc for internal logic is 5V (Default)

### 2 Flat Panel Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

### 3 Bus Interface Output Drive Select

- O Higher drive (Default) (doubles the rated drive)
- Lower drive

### 4 Memory Interface A Output Drive Select

This bit affect memory interface group A control pins: RASA#, CASAH#, CASAL#, and WEA#.

- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

### 5 Memory Interface B Output Drive Select

This bit affect memory interface group A pins: RASB#, CASBH#, CASBL#, WEB#, and MBD15:0


- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

### 7-6 Reserved (R/W)



### POLYNOMIAL FRC CONTROL REGISTER (XR6E)

Read/Write at I/O Address 3D7h Index 6Eh



This register is effective in flat panel mode when polynomial FRC is enabled (see XR50 bits 0-1). It is used to control the FRC polynomial counters. The values in the counters determine the offset in rows and columns of the FRC count. These values are usually determined by trial and error.


### 3-0 Polynomial 'N' value

### 7-4 Polynomial 'M' value

This register defaults to '10111101' on RESET.

### FRAME BUFFER CONTROL REGISTER (XR6F)

Read/Write at I/O Address 3D7h Index 6Fh



This register is effective in flat panel mode only.

### 0 Frame Buffer Enable

This bit is used to enable the external frame buffer. Frame buffering and frame acceleration are required for simultaneous CRT and DD/DS panel operation. In case of simultaneous CRT and plasma or SS panels, the frame buffer is not used therefore these bits should be set to 0. The frame buffer with acceleration is always required to drive LCD DD panels.

- 0 Disable frame buffer (default)
- 1 Enable frame buffer

### 1 Frame Accelerator Enable

This bit should always be set to 1 for DD flat panels. This bit should be programmed to 0 when XR6F[0] = 0 or for non-DD panels.

- 0 Disable frame accelerator (default)
- 1 Enable frame accelerator

### 6-2 Reserved (R/W)


### 7 Frame Buffer Method

- O Frame buffer is stored in upper portion of display memory
- 1 Reserved



### SETUP/DISABLE CONTROL REGISTER (XR70)

Read/Write at I/O Address 3D7h Index 70h



### 6-0 Reserved (0)

### 7 3C3/46E8 Register Disable

O In the MC and PI bus, port 3C3h works as defined to provide control of VGA disable. In the ISA bus, port 46E8h works as defined to provide control of VGA setup and disable modes (setup and disable functions are not provided on pins).

1 In the MC and PI bus, writes to I/O port 3C3 have no effect. In the ISA bus, writes to I/O port 46E8h have no effect (the VGA remains enabled and will not go into setup mode).

Note: Writes to register 46E8 are only effective in ISA bus configurations (46E8 is ignored in MC and PI bus configurations independent of the state of this bit). Writes to 3C3 are only effective in MC and PI bus configurations (3C3 is ignored in ISA bus configurations independent of the state of this bit).


Reads from ports 3C3 and 46E8h have no effect independent of the programming of this register (both 3C3 and 46E8h are write-only registers).

This register is cleared by reset.



### **EXTERNAL DEVICE I/O REGISTER (XR72)**

Read/Write at I/O Address 3D7h Index 72h



### 0 ZWS# Pin Control

This bit is effective when XR01[3]=1.

- O Pin 38 is used as ZWS# (Zero Wait State) for ISA bus or POS# for Micro Channel bus (default on reset).
- 1 Pin 38 is used as IRQ for ISA or Micro Channel bus.

### 1 ENAVEE Pin Control

- O Pin 47 is used as Enable VEE (ENAVEE) output (default on reset)
- 1 Pin 47 is used as Enable Backlight (ENABKL) output

### 2 GPIO0 (ACTI) Data

This bit always reads back the state of the ACTI pin (pin 75). When ACTI is configured as general purpose output (XR72[4-3]=11) this bit determines the data output on ACTI pin.

### 4-3 GPIO0 (ACTI) Pin Control

This bit is effective only when XR01[4]=1 and XR50[7]=0.

- 00 Pin 75 is ACTI output (default on reset)
- 01 Reserved
- 10 Pin 75 is general purpose <u>input</u> 0 (GPIO0)
- 11 Pin 75 is general purpose <u>output</u> 0 (GPIO0)

### 5 GPIO1 (ENABKL) Data

This bit always reads back the status of the ENABKL pin (pin 76). When ENABKL is configured as general purpose output (XR72[7-6]=11), this bit determines the data output on the ENABKL pin.

### 7-6 GPIO1 (ENABKL) Pin Control


This bit is effective only when XR01[4]=1 and XR50[7]=0.

- 00 Pin 76 is used to output ENABKL (enable backlight) (default on reset)
- 01 Reserved
- 10 Pin 76 is general purpose input 1 (GPIO1)
- 11 Pin 76 is general purpose <u>output</u> 1 (GPIO1)



### **DPMS CONTROL REGISTER (XR73)**

Read/Write at I/O Address 3D7h Index 73h



This register is provided to allow the controller to independently shut down either or both of the HSYNC and VSYNC outputs. This capability allows the controller to signal a CRT monitor to enter power-saving states per the VESA DPMS (Display Power Management Signaling) Standard. The DPMS states are:

H Active Active Active Inactive Inactiv

### 0 HSYNC Data

If XR73 bit-1 (bit-1 of this register) is programmed to 1, the state of this bit will be output on HSYNC (pin 51).

### 1 HSYNC Control

Determines whether bit-0 of this register or internal CRTC horizontal sync information is output on HSYNC (pin 51).

- 0 CRTC HSYNC is output (Default)
- 1 XR73[0] is output

### 2 VSYNC Data

If XR73 bit-3 (bit-3 of this register) is programmed to 1, the state of this bit will be output on VSYNC (pin 50).

### 3 VSYNC Control

Determines whether bit-2 of this register or internal CRTC vertical sync information is output on VSYNC (pin 50).


- 0 CRTC VSYNC is output (Default)
- 1 XR73[2] is output

### 7-4 Reserved (0)



### CGA / HERCULES COLOR SELECT REGISTER (XR7E)

Read/Write at I/O Address 3D7h Index 7Eh




This I/O address is mapped to the same register as I/O address 3D9h. This alternate mapping effectively provides a color select register for Hercules mode. Writes to this register will change the copy at 3D9h. The copy at 3D9h is visible only in CGA emulation. The copy at XR7E is always visible.

### 5-0 See Register 3D9

### **7-6** Reserved (0)

### **DIAGNOSTIC REGISTER (XR7F)**

Read/Write at I/O Address 3D7h Index 7Fh



### 0 3-State Control Bit 0

- 0 Normal outputs (default on Reset)
- 1 3-state output pins: HSÝNC, VSYNC, FLM, LP, M (ACDCLK), P15-0, SHFCLK, ACTI, ENABKL, ENAVDD, and ENAVEE.

### 1 3-State Control Bit 1

- 0 Normal outputs (default on Reset)
- 1 3-state output pins: RASA#, RASB#, CASAL#, CASAH#, CASBL#, CASBH#, WEA#, WEB#, and AA0-9.

### 5-2 Test Function

These bits are used for internal testing of the chip when bit-6 = 1.

### 6 Test Function Enable

This bit enables bits 5-2 for internal testing.

- O Disable test function bits (default)
- 1 Enable test function bits

### 7 Special Test Function

This bit is used for internal testing and should be set to 0 (default to 0 on reset) for normal operation.



## PAGE(S) INTENTIONALLY BLANK




### **Clock Synthesizer**

An integrated clock synthesizer supports all required pixel clock (VCLK) and memory clock (MCLK) frequencies. Each of the two phase lock loops may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The frequencies are generated by an 18-bit divisor word. This value contains fields for the Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control blocks. The divisor word for both synthesizers is programmable via Clock Control Registers XR30-32.

### MCLK Operation

Normal operational frequencies for MCLK are between 50MHz and 68MHz. Refer to the Electrical

Specifications for maximum frequencies at 3.3V and 5V (the maximum frequency at 3.3V will be slightly lower). Normal MCLK operational frequencies are defined by the display memory sequencer parameters described in the Memory Timing section. The frequency selected is also dependent upon the AC characteristics of the display memories connected to the 65535. A typical match is between industry standard 70ns access memories and a 65MHz MCLK. The MCLK output defaults to 60MHz on reset and is fully programmable. This initial value is conservative enough not to violate slow DRAM parameters but not so slow as to cause a system timeout on CPU accesses. The MCLK frequency must always equal or exceed the host clock (CCLK) frequency.





### **VCLK Operation**

The VCLK output typically ranges between 19MHz and 65MHz. VCLK has a table of three frequencies from which to select a frequency. This is required for VGA compatibility. CLK0 and CLK1 are fixed at the VGA compatible frequencies of 25.175MHz and 28.322MHz respectively. These values can not be changed unlike CLK2 which is fully programmable. The active frequency is chosen by clock select bits MSR[3:2].

### **Programming the Clock Synthesizer**

The desired output frequency is defined by an 18-bit value programmed in XR30-32. The 65535 has two programmable clock synthesizers; one for memory (MCLK) and one for video (VCLK). They are both programmed by writing the divisor values to XR30-32. The clock to be programmed is selected by the Clock Register Program Pointer XR33[5]. The output frequency of each of the clock synthesizers is based on the reference frequency (FREF) and the 4 programmed fields:

Field	# Bits	
Prescale N (PSN)	XR30[0]	(÷1 or ÷4)
M counter (M')	XR31[6:0]	$(\mathbf{M'} = \mathbf{M} - 2)$
N counter (N')		(N' = N - 2)
Post Divisor (P)	XR30[3:1]	$(\div 2^{P}; 0 \le P \le 5)$

FOUT = 
$$\frac{F_{REF} * 4 * M}{PSN * N * 2^{P}}$$

The frequency of the Voltage Controlled Oscillator (FvCo) is determined by these fields as follows:

$$FVCO = \frac{FREF * 4 * M}{PSN * N}$$

where FREF = Reference frequency (between 4 MHz - 20 MHz; typically 14.31818 MHz)

Note: If a reference frequency other than 14.31818 MHz is used, then the frequencies loaded on RESET will not be correct.

Post Divisor
1
2
4
8
16
3

### **Programming Constraints**

There are five primary programming constraints the programmer must be aware of:

$$4 \text{ MHz} \le \text{Fref} \le 20 \text{ MHz}$$

$$150 \text{ KHz} \le \text{Fref/(PSN * N)} \le 2 \text{ MHz}$$

$$48 \text{ MHz} < \text{Fvco} \le 220 \text{ MHz}$$

$$3 \le M \le 127$$

$$3 \le N \le 127$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation.

The value of Fvco must remain between 48 MHz and 220 MHz inclusive. Therefore, for output frequencies below 48 MHz, Fvco must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCO's, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 65535 clock synthesizers will seek the new frequency as soon as it is loaded following a write to XR32. Any change in the post-divisor will take affect immediately. There is a possibility that the output may glitch during this transition of post divide values. Because of this, the programmer may wish to hold the post-divisor value constant across a range of frequencies (eg. changing MCLK from the reset value of 50MHz to 65MHz). There is also the consideration of changing from a low frequency VCO value with a post-divide +1 (eg. 50MHz) to a high frequency +4 (eg. 220MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 65535 to fail in some environments. In this example there will be a short-lived time frame during which the output frequency will be in the neighborhood of 12.5MHz. The bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses which are synchronized to MCLK may be so slow as to violate bus timing and cause a watchdog timer error. Programmers should time-out the system (CPU) for approximately 10ms after writing XR32 before accessing the VGA again. This will ensure that accesses do not occur to the VGA while the clocks are in an indeterminate state.

Note: On reset the MCLK is initialized to a 60MHz output with a post divisor = 2 (Fvco = 120MHz).



### **Programming Example**

The following is an example of the calculations which are performed:

Derive the proper programming word for a 25.175 MHz output frequency using a 14.31818 MHz reference frequency:

Since 25.175 MHz < 48 MHz, double it to 50.350 MHz to get Fvco in its valid range. Set the post divide field (P) to 001.

### Prescaling PSN = 4

The result:

$$Fvco = 50.350 = (14.31818 \times 4 \times M/4 \times N)$$

$$M/N = 3.51655$$

Several choices for M and N are available:

M	N	Fvco	Error
109	31	50.344	-0.00300
102	29	50.360	+0.00500

Choose (M, N) = (109,31) for best accuracy.

### Prescaling PSN = 1

The result:

$$Fvco = 50.350 = (14.31818 \times 4 \times M/1 \times N)$$

$$M/N = 0.879127$$

M	N	Fvco	Error
80	91	50.349	-0.00050

 $FREF/(PSN \times N) = 157.3KHz$ 

Therefore M/N = 80/91 with PSN = 1 is even better than with PSN = 4.

$$XR30 = 0000010b (02h)$$

$$XR31 = 80 - 2 = 78 (4Eh)$$


$$XR32 = 91 - 2 = 89 (59h)$$




### **Clock Synthesizer PCB Layout Considerations**

Clock synthesizers, like most analog components, must be isolated from the digital noise which exists on a PCB power plane. Care must be taken not to route any high frequency digital signals in close proximity to the analog sections. Inside the 65535, the clocks are physically located in the lower left corner of the chip surrounded by low frequency input and output pins. This helps minimize both internally and externally coupled noise.

The memory clock and video clock power pins on the 65535 each require similar RC filtering to isolate the synthesizers from the VCC plane and from each other. The filter circuit for each CVCCn / CGNDn pair is shown in the figure to the right:



The suggested method for layout assumes a multi-layer board including VCC and GND planes. All ground connections should be made as close to the pin / component as possible. The CVCC trace should route from the 65535 through the pads of the filter components. The trace should NOT be connected to the filter components by a stub. All components (particularly the initial  $0.1\mu F$  capacitor) should be placed as close as possible to the 65535.



Always pass the Vcc trace through the decoupling cap pad. Do not leave a stub as shown here.



### VGA Color Palette DAC


The 65535 integrates a VGA compatible triple 6-bit lookup table (LUT) and high speed 6/8-bit DACs. Additionally the internal color palette DAC supports true-color bypass modes displaying color depths up to 24bpp (8-8-8). The palette DAC can switch between true-color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true-color bitmap which may overlay both video and graphics on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is accomplished by holding

RDY in the ISA configuration and by delaying LRDY# for VL-Bus and direct processor interfaces.

For compatibility with the VL-Bus Specification the 65535 may be disabled from responding to palette writes (although it will perform them) so that an adapter card on a slow (ISA) bus which is shadowing the palette LUT may see the access. The 65535 always responds to palette read accesses so it is still possible for the shadowing adapter to become out of phase with the internal modulo-3 RGB pointer. It is presumed that this will not be a problem with well-behaved software.

Extended display modes may be selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-5-5 Targa format and 5-6-5 XGA format.





# PAGE(S) INTENTIONALLY BLANK



### **Flat Panel Timing**

### Overview

A number of extension registers in the 65535 control the panel interface, including the functions of the interface pins and the timing sequences produced for compatibility with various types of panels. Some key registers of interest for panel interfacing are:

XR06 Color Reduction Select

XR1C H Panel Size (# of characters – 1)

XR68 V Panel Size (# of scan lines – 1) bits 0-7 (XR65[1]=Vsize bit-8, XR65[6]=bit-9)

XR4F Panel Format 2 (Bits/pixel,M/LP function)

XR50 Panel Format 1 (FRC,dither,clkdiv,VAM)

XR51 Display Type (Panel type, clk/LP control)

XR53 Panel Format 3 (FRC opt, pixel packing)

XR54 Panel Interface (FLM/LP Control)

XR5E M (ACDCLK) Control

XR6F Frame Buffer Control

This section summarizes the function of the various fields of the above registers as they pertain to panel interfacing. Detailed timing diagrams are shown for output of data and control sequences to a variety of panel types. The 65535 highly configurable controllers can interface to virtually all existing monochrome LCD, EL, and Plasma panels and all color LCD STN and TFT panels. The panel types supported are:

### Single panel-Single drive (SS) Monochrome

- 1 pixel/clock, 8 bits/pixel
- 2 pixels/clock, 8 bits/pixel
- 4 pixels/clock, 4 bits/pixel
- 8 pixels/clock, 2 bit/pixel
- 16 pixels/clock, 1 bit/pixel

### Dual panel-Double drive (DD) Monochrome

- 8 pixels/clock, 1 bit/pixel
- 16 pixels/clock, 1 bit/pixel

### Single panel-Single drive (SS) Color TFT

- 1 pixel/clock, 15 bit/pixel 5-5-5 RGB
- 1 pixel/clock, 18 bit/pixel 6-6-6 RGB

### Single panel-Single drive (SS) Color STN

2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

### Dual panel-Double drive (DD) Color STN

2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

### **Panel Size**

The horizontal panel size register (XR1C) is an 8-bit register programmed with panel width (minus one) in units of 8-pixel characters (e.g., a 640x480 panel is 80 'characters' wide so XR1C would be programmed with 79 decimal). The vertical panel size register is programmed with the panel height (minus one) in scan lines (independent of single or dual panel type). The programmed value is 10 bits in size with the 8 lsbs in XR68 and the overflow in XR65 bits 1 and 6. The maximum panel resolution supported is 2048x1024.

### Panel Type

The panel type (PT) is determined by XR51 bits 1-0:

00 Single panel-Single drive (SS)

11 Dual panel-Double drive (DD)

For DD panels, XR6F bit-0 (Frame Buffer Enable) and/or bit-1 (Frame Accelerator Enable) must also be set (either external or embedded may be used).

### **TFT Panel Data Width**

XR50 bit-7 controls output width for TFT panels:

- 0 15-bit color TFT panel interface (555 RGB)
- 1 18-bit color TFT panel interface (666 RGB)

#### **Color Reduction Select**

XR06 bits 7-6 determines color versus monochrome output: 11 selects color, all others select monochrome (they select the algorithm used to reduce 18-bit color data to 8-bit or 6-bit data for monochrome panels).

00 NTSC Weighting

01 Equivalent Weighting

10 Green Only Weighting

11 Color (no reduction)



### **Display Quality Settings**

### Frame Rate Control (FRC)

The 65535 provides 2 and 16 level FRC to generate multiple gray / color levels. FRC selection is determined by XR50 bits 1-0:

00 No FRC

01 16-frame FRC (color or mono STN panels)

10 2-frame FRC (color TFT or mono panels)

Three options are provided for FRC control:

FRC option 1 (XR53[2]) (always set to 1)

FRC option 2 (XR53[3]) (always set to 1)

FRC option 3 (XR53[6]) (for 2-frame FRC only):

0 FRC data changes every frame

1 FRC data changes every other frame

A setting of 0 typically results in better display quality, but panels with an internal 'M' signal typically recommend this bit be set to 1 for longer panel life.

XR6E is also provided for FRC polynomial control. The values of the 'm' and 'n' parameters are typically set by trial and error (recommended settings are given elsewhere in this manuals for selected panels as derived by Chips and Technologies).

#### Dither

The 65535 also provides Dither capability to generate multiple gray / color levels. Dither selection is determined by XR50 bits 3-2:

- 00 No Dither
- **01** Enable Dither for 256-color modes only
- 10 Enable Dither for all modes

#### M Signal Timing

Register XR5E (M/ACDCLK Control) is provided to control the timing of the M (sometimes called ACDCLK) signal. XR5E bit-7 selects between two types of timing control:

- Use XR5E bits 0-6 to determine M signal timing (bits 0-6 are programmed with the number of HSYNCs between phase changes minus 2)
- 1 M phase changes every frame if the frame buffer is used, otherwise the phase changes every other frame

XR4F bit-6 controls the M pin output. If set, the M pin will output flat panel BLANK#/Display Enable (DE) instead of the normal M signal (and XR5E will be ignored).

### Gray / Color Levels

Gray / color levels are selected via XR4F bits 2-0 (somewhat misleadingly called 'Bits Per Pixel'):

### No FRC

	# of msbs Used to Generate <u>Gray/Color Levels</u>	Gray / Color <u>Levels</u>	Gray / Color Levels with <u>Dithering</u>
001	1	2	5
010	2	4	13
011	3	8	13
100	4	16	61
101	5	32	125
110	6	64	253
111	8	256	n/a

### 2-Frame FRC (Color TFT or Monochrome Panels)

	# of msbs Used	Gray /	Gray / Color
	to Generate	Color	Levels with
	Gray/Color Levels	<u>Levels</u>	Dithering
010	1	3	9
011	2	7	25
100	3	15	57
101	4	32	125

### 16-Frame FRC (Color or Monochrome STN Panels)

	# of msbs Used	Gray /	Gray / Color
	to Generate	Color	Levels with
	Gray/Color Levels	<u>Levels</u>	<b>Dithering</b>
001	1	2	5
010	2	4	13
011	3	8	29
100	4	16	61

The setting programmed into XR4F bits 0-2 above determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that have been found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.



#### Pixels Per Shift Clock

The 65535 can be programmed to output 1, 2, 4, 8, or 16 pixels per shift clock. This is achieved by programming the frequency ratio between the dot clock and the shift clock. The shift clock divide (CD) is set by XR50 bits 6-4. For monochrome panels, the valid settings are:

000 001 010 011 100	Shift Clock Dot clk Dclk / 2 Dclk / 4 Dclk / 8 Dclk / 16	Pixels Per Shift Clock without Frame Acceleration 1 2 4 8 16	Shift w Fra Accele	2 <del>1</del> 8 6
Pixels Per	8-Bit	Valid	16-Bit	Valid
Shift	Panel	Outputs	Panel	Outputs
	Interface	(8-bit)	Interface	
1	8bpp	P8-15	8bpp	P8-15
2	4bpp P	8-15 (8-11 1st)	8bpp	P0-15
4	2bpp F	28-15 (8-9 1st)	4bpp	P0-15
8	1bpp P	1,3,5, (1 1st)	2bpp	P0-15
16	n/a	n/a	1bpp	P0-15

The pixel on the lowest numbered output pin is always the first pixel output (the pixel shown first on the left side of the screen). For example, for 8 pixels per clock, 1bpp on an 8-bit interface, P1 is the first pixel, P3 is the second, etc. For 16 pixels per clock, 1bpp on a 16-bit interface, P0 is the first pixel, P1 is the second, etc. For 4 pixels per clock, 2bpp on an 8-bit interface, P8-9 is the first pixel, P10-11 is the second, etc. Data output mappings for SS panels for more than 1bit/pixel are shown in more detail below:

	18bit				8bit	16bit	16bit	16bit
(	Color	Color	Color	Color	Mono	Mono	Mono	Mono
Pix/clk:	1	2	1	2	1	2	4	8
CD:	<u>000</u>	<u>001</u>	000	<u>001</u>	<u>000</u>	<u>001</u>	010	<u>011</u>
P0	В2п	B5n	B3n	B6n	] - [	G0n	G4n	G6n
P1	B3n	B6n	B4n	B7n	_	G1n	G5n	G7n
P2	B4n	B7n	B5n	B5n+1	-	G2n	G4n+1	G6n+1
P3	B5n	B5n+1	B6n	B6n+1	-	G3n	G5n+1	G7n+1
P4	B6n	B6n+1	B7n	B7n+1	G0n†	G0n+1	G4n+2	G6n+2
P5	B7n	B7n+1	G3n	G6n	G1n†	Gln+1	G5n+2	G7n+2
P6	G2n	G5n	G4n	G7n	G2n†	G2n+1	G4n+3	G6n+3
P7	G3n	G6n	G5n	G5n+1	G3n†	G3n+1	G5n+3	G7n+3
P8	G4n	G7n	G6n	G6n+1	G0n	G4n	G6n	G6n+4
P9	G5n	G5n+1	G7n	G7n+1	G1n	G5n	G7n	G7n+4
P10	G6n	G6n+1	R3n	R6n	G2n	G6n	G6n+1	G6n+5
P11	G7n	G7n+1	R4n	R7n	G3n	G7n	G7n+1	G7n+5
P12	R2n	R5n	R5n	R5n+1	G4n	G4n+1	G6n+2	G6n+6
P13	R3n	R6n	R6n	R6n+1	G5n	G5n+1	G7n+2	G7n+6
P14	R4n	R7n	R7n	R7n+1	G6n	G6n+1	G6n+3	G6n+7
P15	R5n	R5n+1	_	_	G7n	G7n+1	G7n+3	G7n+7
P16	R6n	R6n+1	_		-	_	_	
P17	R7n	R7n+1		_	-	_	_	_

[†] For information only, not recommended for panel connections

The number of bits per pixel is determined as follows:

1bpp: Bits/Pixel=000 or 001 or

16-Frame FRC or

2-Frame FRC with Bits/Pixel=010

2bpp: Not 1bpp and CD=011 (8 Pixels/Clock)

4bpp: Not 1bpp and CD=010 (4 Pixels/Clock)

8bpp: Not 1bpp and CD=001 (2 Pixels/Clock) or Not 1bpp and CD=000 (1 Pixels/Clock)

Valid Color TFT panel shift clock divide settings are:

Pixels per TFT TFT "B0-n" "G0-n" "R0-n" Shift Output Output Panel Panel Panel Outputs Outputs Outputs Outputs Outputs Outputs 15 5-5-5 P0-4 P5-9 P10-14 P12-17

For Color STN, valid shift clock divide settings are:

	Pixels Per Clock	Pixels Per Clock
	<u>without</u>	<u>with</u>
	Frame Acceleration	Frame Acceleration
	SS or DD Panels	DD Panels Only
000	1	2
001	2	4
010	4	n/a

For Color STN data, pixel output sequences are controlled by the 'Color STN Pixel Packing' bits (XR53[5-4]) described on the following page (packing may be selected as '3-Bit Pack', '4-Bit Pack', or 'Extended 4-Bit Pack' sometimes referred to in this document as 3bP, 4bP, and X4bP). All cases in the above table can use 3-Bit Pack or 4-Bit Pack. Extended 4-Bit Pack is only used for the single case of 2 pixels per shift clock without frame acceleration. Pixel Packing is not used for EL/Plasma, Monochrome DD, or Color TFT panels so the pixel packing bits should be set to 00 for all panels except color STN.

### Shift Clock Divide

The above clock divide ('CD') bits (XR50 bits 6-4) affect both shift clock and data out. XR51[3] (Shift Clock Divide or SD) may be set so that only the shift clock (and not the video data) is further divided by two beyond the setting of XR50 bits 6-4. This has the effect of causing a new pixel to be output on every clock edge (i.e., both rising and falling) instead of just every falling clock edge (the first pixel output on every scan line will be on the rising edge).

Extended 4-Bit Pack for Color STN panels requires the SD bit (XR51[3]) to be set to 1. In all other cases in the Color STN table above, either setting may be used.



### **Color STN Pixel Packing (Pixel Output Order)**

For color STN panels, pixel packing must be selected via XR53 bits 5-4:

	<b>Packing</b>	CD Settings Allowable
00	3-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
01	4-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
11	Ext'd 4-Bit Pack	SS: 001 (8bit panels only)

These settings are valid for color STN panels only (these bits must be set to 00 for monochrome and color TFT panels).

Pixel output order for 3-Bit Pack STN-SS panels without frame acceleration:

	CD:	=000	(1p	/clk)	CD:	=001	(2p)	clk)	CD:	=010	(4p)	/clk)
	Shf	Clk I	dge		Shi	ft C	ock	Edge				Edge
	1st	2nd	3rd	4th	1st	2nd	3rd	4th	1st	2nd	3rd	4th
Р0	_	_	_	_								
Ρĺ	RI	R2.	R3	T	R1	R3	R5	<u> Т</u>	R1	R5	R9	T
P2	Gi	G2	G3	1	Gī	G3	G5		Gi	G5	G9	l
P3	Bi	B2			Bi		B5		Bi	B5	B9	
P4		_			_	_	_			_	_	
P5	_	_	_		R2	R4	R6	T	R2	R6	R10	Γ
P6	_		_		G2	G4	G6	l	G2	G6	Gi0	
P7	_	_	_		B2	B4	B6		B2	B6	B10	
P8	_	_	_		_	_	_					<u> </u>
P9	_	_	_		_	_			R3	R7	R11	
P10	) _	_	_		_	_	_		G3	G7	G11	l
P11		_			_	_	_		B3	B7	B11	
P12	. –	_	_		_	_	_		_	_	_	
P13	3 –	_	_		_	_	_		R4	R8	R12	Г
P14	-	_	_		_	_	_		G4	G8	G12	
P15	i —	_	_		_	_	_		B4		B12	
									-	•		
4h Pack CD=001 Ext'd 4h Pack CD=001												

	4b Pack, CD=001	Ext d 4b F	'ack, CD=00	1
	Shift Clock Edge	Shift Cloc	k Edge	
	1st 2nd 3rd 4th	<u>1st</u> 2nd		<u>th 6th 7th</u>
P0	R1 B3 G6	R1 G1		11 R12
P1	G1 R4 B6	B1 R2	R7 <u>G7 G</u>	12 B12
P2	B1 G4 R7	G2 B2		13 G13
P3	R2 B4 G7	R3 G3	G8 B8 B	13 R14
P4	G2 R5 B7	B3 R4	R9 G9 G	14 B14
P5	B2 G5 R8	G4 B4	B9 R10R	15 G15
P6	R3 B5 G8		G10 B10 B	
P7	G3 R6 B8	B5 R6	R11 G11 G	<u>16</u> B16
			_	

The pixel sequence for 3-bit Pack repeats with either 1, 2, or 4 pixels every shift clock edge depending on the setting of the clock divide (CD) field. The pixel sequence for 4-bit Pack repeats with 8 pixels every 3 shift clock edges. The sequence for Extended 4-Bit Pack repeats with 16 pixels every 6 shift clock edges. Extended 4-bit Pack is used only for 8-bit color STN-SS panels. It is not used for color STN DD panels or for 16-bit color STN interfaces.

Pixel output order for 4-Bit Pack 8-bit STN DD panels:

				Edge
	<u>1st</u>	2nd	<u>3π</u>	<u>4th</u>
Upper:	:	_		
PÔ	R1	G2	B3	
P1	G1	B2	R4	
P2	B1	R3	G4	
P3	R2	G3	B4	
Lower				
P4	R1	[G2]	B3	
P5	G1	B2	R4	
P6	B1	R3	G4	
P7	R2	G3	B4	

The pixel sequence repeats with 8 pixels (4 for each of the upper and lower panels) every 3 shift clock edges. Clock divide must be set to 000 with Frame Acceleration and 001 without Frame Acceleration.

Pixel output order for 16-bit STN panels (4bit Pack):

	_		-
	STN-SS Panels		STN-DD Panels
	Shift Clock Edge		Shift Clock Edge
	1st 2nd 3rd 4th		1st 2nd 3rd 4th
P0	R1 G6 B11	Upper	<u> </u>
P1	G1 B6 R12	P0	R1 B3 G6
P2	B1 R7 G12	P1	G1 R4 B6
P3	R2 G7 B12	P2	B1 G4 R7
P4	G2 B7 R13	P3	R2 B4 G7
P5	D2 D0 C12		
P6	R3 G8 B13	P8	G2 R5 B7
		P9	B2 G5 R8
P7	G3 B8 R14	P10	R3 B5 G8
P8	B3 R9 G14	P11	G3 R6 B8
P9	R4 G9 B14		
P10	G4 B9 R15	Lower	
P11	B4 R10G15	P4	R1 B3 G6
P12	R5 G10 B15	P5	G1 R4 B6
P13	G5 B10R16	P6	B1 G4 R7
		P7	R2 B4 G7
P14	B5 R11G16	_	
P15	R6  G1 <u> B16</u>	P12	G2 R5 B7
		P13	B2 G5 R8
		P14	R3 B5 G8
		P15	G3 R6 B8
		113	LOS LKO DO

For STN-SS panels the pixel sequence repeats with 16 pixels every 3 shift clock edges (5-1/3 pixels per shift clock edge). Clock divide must be set to 010.

For STN-DD panels the pixel sequence repeats with 16 pixels (8 for each of the upper and lower panels) every 3 shift clock edges (2-2/3 pixels per shift clock edge per panel). Clock divide must be set to 001 with Frame Acceleration and 010 without Frame Acceleration.



#### **Output Signal Timing**

# LP Signal Timing

LP output polarity is controlled by XR54[6] (0=positive, 1=negative). Setting XR4F bit-7, however, causes the LP pin to output flat panel BLANK#/DE instead of the normal LP signal (and all other LP timing control parameters will be ignored). Some panels (e.g., Plasma and EL) require LP to be active during vertical blank time. XR51[7] may be set to enable this. Otherwise LP pulses are not generated during vertical blank.

# FLM Output Signal Timing

FLM signal output polarity is controlled by XR54[7] (0=positive, 1=negative).

# BLANK#/ DE Output Signal Timing

The polarity of the BLANK#/DE output (if selected for output on M, LP, or FLM as indicated above) may be controlled by XR54[0] (0=positive, 1=negative). XR54[1] selects whether BLANK#/DE outputs both H and V (0) or just H (1). XR51[2] selects whether BLANK#/DE is generated from CRT Blank or Flat Panel Blank.

## SHFCLK Output Signal Timing

XR51[5] (Shift Clock Mask or <u>SM</u>) may be set to force the shift clock output low outside the display enable interval.

#### **Pixel Timing Diagrams**

Pixel output timing sequences are shown for the following panel configurations:

#### 1) SS Monochrome Plasma / EL

Single Panel-Single Drive (Panel Type = 00) Plasma/EL Panel 2 pixels/shift clock, 4 bits/pixel (CD = 001)

# 2) DD Monochrome LCD

Dual Panel-Double Drive (Panel Type = 11) Monochrome LCD Panel 8 pixels/shiftclk, 1bit/pixel, CD = 011 (010 with FB) 16 pixels/shiftclk, 1bit/pixel, CD = 100 (011 with FB)

# 3) SS Color TFT LCD

Single Panel-Single Drive (Panel Type = 00) Color TFT LCD Panel 4/5/6 bits/color/pixel (12/16/18 bits total) 1 pixel/shift clock, 15-bit 5-5-5 RGB, CD=000 1 pixel/shift clock, 18-bit 6-6-6 RGB, CD=000


#### 4) SS Color STN LCD


Single Panel-Single Drive (Panel Type = 00)
Color STN LCD Panel
1 bit/color/pixel (3 bits total) 1-1-1 RGB
1 pixel/shiftclk (3bit), CD=000
2 pixels/shiftclk (6bit), CD=001
2-2/3 pixels/shift clock (8bit), CD=010
5-1/3 pixels/shift clock (8bit), CD=010, SD=1
5-1/3 pixels/shift clock (16bit), CD=010

## 5) DD Color STN LCD

Dual Panel-Dual Drive (Panel Type = 11) Color STN LCD Panel All timings = 1 bit/color/pixel (3 bits total) RGB 2-2/3 pixels/shift clock (8-bit), CD=001 5-1/3 pixels/shift clock (16-bit), CD=010









† EL panels use the rising edge of SHFCLK to clock in panel data, so the SHFCLK output from the 65535 must be inverted prior to driving the panel

Panel Timing - Monochrome 16-Gray-Level EL / Plasma 8-Bit Interface



Panel Timing - Monochrome LCD DD 8-Bit Interface





FA = Frame Accelerator (Embedded or External)

Panel Timing - Monochrome LCD DD 16-Bit Interface



DCLK	
SHFCLK	
P0	B0(0) X B1(0) X
P1	X B0(1) X B1(1) X
P2	B0(2) B1(2)
Р3	B0(3) B1(3)
P4	B0(4) B1(4)
P5	<b>X</b> G0(0) <b>X</b> G1(0) <b>X</b>
P6	<b>X</b> G0(1) <b>X</b> G1(1) <b>X</b>
P7	<b>X</b> G0(2) <b>X</b> G1(2) <b>X</b>
P8	<b>X</b> G0(3) <b>X</b> G1(3) <b>X</b>
P9	<b>X</b> G0(4) <b>X</b> G1(4) <b>X</b>
P10	R0(0) R1(0)
P11	R0(1) R1(1)
P12	R0(2) R1(2)
P13	R0(3) R1(3)
P14	R0(4) X R1(4) X
P15	\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\
CD: FRC:	000 (1 Pixel / Clock) 10 (2 Frame)
D: (D: 1	110 (6 1 14 1 1 1 1 1

† Panels with 9 or 12-bit data interfaces would use this setting and only connect to the msbs of each color

Bits / Pixel: Pixel Format:


Data Width:

Panel Timing - Color LCD TFT 9 / 12 / 15-Bit Interface

110 (6 bits/pixel) 5-5-5 RGB


15-Bit †

Revision 2.0 149 65535



Panel Timing - Color LCD TFT 18-Bit Interface





00 (SS Panel)

CD:

010 (5-1/3 Pixels / Clock)

FRC:

01 (16-Frame)

Pixel Packing: Bits / Pixel: 11 (Extended 4-Bit Pack)

100 (4 bits / pixel)

Frame Buffer / Acceleration:

Disabled / Disabled


Panel Timing - Color LCD STN 8-Bit (Extended 4-Bit Pack) Interface

16 Pixels are transferred

every 16 dot clocks

(6 shift clock edges)





00 (SS Panel)

CD:

010 (5-1/3 Pixels / Clock)

FRC:

01 (16-Frame)

Pixel Packing:

01 (4-Bit Pack)

Bits / Pixel:


100 (4 bits / pixel)

Frame Buffer / Acceleration:

Disabled / Disabled

Panel Pixel Timing - Color LCD STN 16-Bit (4-Bit Pack) Interface





11 (DD Panel)

CD:

000 (2-2/3 Pixels / Clock)

FRC:

01 (16-Frame)

Bits / Pixel:

100 (4 bits/pixel)

Pixel Packing:

01 (4-Bit Pack)


Frame Buffer/Acceleration:

Enabled/Enabled

8 Pixels (4 each for the upper and lower panels) are transferred every 4 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 8-Bit (4-Bit Pack) Interface - With Frame Acceleration





11 (DD Panel)

CD:

010 (2-2/3 Pixels / Clock)

FRC:

01 (16-Frame)

Bits / Pixel:

100 (4 bits/pixel)

Pixel Packing:

01 (4-Bit Pack)


Frame Buffer/Acceleration:

Enabled/Disabled

8 Pixels (4 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 8-Bit (4-Bit Pack) Interface - Without Frame Acceleration





11 (DD Panel)

CD:

010 (5-1/3 Pixels / Clock)

FRC:

01 (16-Frame)

Pixel Packing:

01 (4-Bit Pack)

Bits / Pixel:

100 (4 bits / pixel)


Frame Buffer / Acceleration:

Enabled / Enabled

16 Pixels (8 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 16-Bit (4-Bit Pack) Interface - With Frame Acceleration





11 (DD Panel)

CD:

010 (5-1/3 Pixels / Clock)

FRC:

01 (16-Frame)

Pixel Packing:

01 (4-Bit Pack)

Bits / Pixel: Frame Buffer/Acceleration:

100 (4 bits / pixel) Enabled/Disabled

16 Pixels (8 each for the upper and lower panels) are transferred every 16 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 16-Bit (4-Bit Pack) Interface - Without Frame Acceleration



# **Programming and Parameters**

#### **GENERAL PROGRAMMING HINTS**

The values presented in this section make certain assumptions about the operating environment. The flat panel clock ('dot clock') is assumed to be generated by the internal clock synthesizer. The values programmed into the SmartMap[™] control registers (XR61 and XR62) give a threshold of 3 with foreground and background shift of 3 but SmartMap[™] is turned off. To enable it, set XR61 bit-0 = 1. The 65535 provide programmability of the gray scaling algorithm by adjusting 'm' and 'n' polynomial values in extended register 6E.

The horizontal parameter values presented here are the minimum required for each panel type. For high resolution panels, these parameters may be changed to suit the panel size. The horizontal values equal the number of characters clocks output per line. In dual drive panels this value includes both panels. Therefore, the horizontal values are double those expected.

Due to pipelining of the horizontal counters, certain sync or blank values may result in no display. Generally, the horizontal blank start must equal the display end and the blank end must equal the horizontal total. The horizontal sync start and end values have a wide range of acceptable values. The

65535 also has the versatility to program an LP delay to aid in interfacing to panels with a wide variety of timing requirements.

In order to program the 65535 for simultaneous display, two FLM signals are required. The first shorter FLM will match the normal FLM frequency as the data is displayed on the first half of the CRT display data. The second FLM will be longer to allow for the CRT blank time. The FLM delay is programmed in XR2C and should be equal to the CRT blank time + 1.

For flat panel types and sizes not presented here, start with the parameters for a panel that most closely resembles the target panel. Adjust the flat panel configuration registers as needed and adjust the horizontal and vertical parameters as needed. Adaption to a non-standard panel is usually a trial and error process.

These parameters are recommended by Chips and Technologies, Inc. for the 65535. They have been tested on several different flat panel displays. Customers should feel free to test other register values to improve the screen appearance or to customize the 65535 for other flat panel displays.



# **EXTENSION REGISTER VALUES**

The 65535 controller can be programmed for a wide variety of flat panels, compensation techniques and backwards compatibility. The following pages provide the following 65535 Extension Register Value tables:

<u>Table</u> #1 #2	Minimum		Display Type Description Parameters for Initial Boot (Analog CRT VGA Mode) Parameters for Emulation Modes	<u>Panels</u>	
#3	#3 Additional		640x480 Monochrome LCD-DD (Panel Mode Only)	Epson EG-9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC	
#4	Additi	onal	640x480 Monochrome LCD-DD (Simultaneous Mode Display)		
#5	Additi	onal	640x480 Color TFT LCD (Panel Mode Only)	Hitachi TX26D02VC2AA Sharp LQ9D011 Toshiba LTM-09C015-1	
#6	Additi	onal	640x480 Color TFT LCD (Simultaneous Mode Display)		
#7	†7 Additional		640x480 Color STN-SS LCD - 4-Bit Pack(Panel Only & Simultaneous Mode Display)	Sanyo LM-CK53-22NEZ Sanyo LCM5327-24NAK Sanyo LCM5330	
#8	Additi	onal	640x480 Color STN-SS LCD - Extended 4-Bit Pack	Sharp LM64C031	
#9	#9 Additional		640x480 Color STN-DD LCD - 8-Bit Interface(Panel Mode Only)	Kyocera KCL6448 DSTT Hitachi LMG9720XUFC	
#10	#10 Additional		640x480 Color STN-DD LCD - 16-Bit Interface	Sharp LM64C08P Sanyo LCM5331-22NTK Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW	
#11 #12			640x480 16 Internal Gray Scale Plasma	Matsushita S804 Sharp LJ64ZU50	
<u>Table #1</u> specifies the <u>minimum</u> Extension Register values required for the 65535 to boot to VGA mode on an analog CRT monitor.					
<u>Herc</u> with		Hercu with	ecifies the <u>additional</u> Extension Register values required for <u>emulation of EGA, CGA, MDA and recules backwards compatibility modes</u> . The registers in Table #2 should be used in conjunction the registers specified in Table #1. For registers listed in both tables, use the values in Table (shown in bold text).		
specify the <u>additional</u> Extension Register values required to support various panels. in Tables #3-12 should be used in conjunction with the registers specified in Toptionally Table #2). For registers listed in more than one table, use the values in (shown in bold text).		specified in Table #1 (and			



Table #1 - Parameters for Initial Boot

Initial Boot-Up Extension Register Values for VGA Display on an Analog CRT Monitor

Register	Value (Hex)	Register Name	Comments
XR02	01	CPU Interface Control 1	
XR04	<b>A</b> 1	Memory Control 1	Note 1
XR05	00	Memory Control 2	
XR06	00	Palette Control	
XR0B	00	CPU Paging	
XR08	00	Linear Addressing Base	
XR0C	00	Start Address Top	
XR0D	00	Auxiliary Offset	
XR0E	80	Text Mode Control	
XR0F	10	Software Flags 0	Note 2
XR10	00	Single/Low Map	
XR11	00	High Map	
XR51	63	Display Type	
XR14	00	Emulation Mode	
XR15	00	Write Protect	
XR16	00	Vertical Overflow	
XR17	00	Horizontal Overflow	
XR1E	00	Alternate Offset	
XR1F	00	Virtual EGA Switch	
XR24	12	Alternate Max Scanline	
XR25	59	Horizontal Virtual Panel Size	
XR28	80	Video Interface	
XR29	4C	Half Line Compare	
XR2B	00	Software Flags 1	Note 2
XR33	20	Clock Control	
XR30	03	Clock Divide Control	
XR31	6B	Clock M-Divisor	
XR32	3C	Clock N-Divisor	
XR33	00	Clock Control	
XR30	03	Clock Divide Control	
XR31	4E	Clock M-Divisor	
XR32	59	Clock N-Divisor	
XR44	10	Software Flags 2	Note 2
XR45	00	Software Flags 3	Note 2
XR52	40	Power Down Control	
XR53	00	Panel Format 3	
XR54	32	Panel Interface	
XR5F	06	Power Down Mode Refresh	
XR60	88	Blink Rate Control	
XR61	2E	SmartMap [™] Control	
XR62	07	SmartMap [™] Shift Parameter	
XR63	41	SmartMap™ Color Mapping Control	
XR70	80	Setup / Disable Control	
XR72	24	External Device I/O	

Note: 1) Memory Control Register 1 is automatically re-programmed with the proper display memory configuration by the BIOS
2) The Software Flag Registers are used by the BIOS and should not be re-programmed



Table #2 - Parameters for Emulation Modes

Extension Register Values for CRT-Only, Panel-Only, & Simultaneous CRT / Panel Display

Register	Value (Hex)	Register Name	<u>Comments</u>
XR14 XR15	00 18	Emulation Mode Write Protect	EGA Emulation EGA Emulation
Register	Value (Hex)	Register Name	<u>Comments</u>
XR14 XR15 XR18 XR19 XR1A XR1B XR1C XR1D XR1E XR7E	01 0D 27 2B A0 2D 28 10 14 30	Emulation Mode Write Protect Alternate Horizontal Display Enable End Alternate Horizontal Retrace Start Alternate Horizontal Retrace End Alternate Horizontal Total Alternate Horizontal Blanking Start Alternate Horizontal Blanking End Alternate Offset CGA / Hercules Color Select	CGA Emulation
Register	Value (Hex)	Register Name	<u>Comments</u>
XR14 XR15 XR7E	52 0D 0F	Emulation Mode Write Protect CGA / Hercules Color Select	MDA Emulation MDA Emulation MDA Emulation
<b>Register</b>	Value (Hex)	Register Name	<u>Comments</u>
XR0D XR14 XR15 XR18 XR19 XR1A XR1B XR1C XR1D XR1E XR7E	02 52 0D 59 60 8F 6E 5C 31 16 0F	Auxiliary Offset Emulation Mode Write Protect Alternate Horizontal Display Enable End Alternate Horizontal Retrace Start Alternate Horizontal Retrace End Alternate Horizontal Total Alternate Horizontal Blanking Start Alternate Horizontal Blanking End Alternate Offset CGA / Hercules Color Select	Hercules Emulation



Table #3 - Parameters for 640x480 Monochrome LCD-DD Panels (Panel Mode Only)

Extension Register Values for Epson EG9005F-LS Citizen G6481L-FF

Sharp LM64P80

Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

Register	Value (Hex)	Register Name	Comments
XR06	02	Palette Control	Disable Internal DAC
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	50	LP Delay (CP disabled)	
XR2E	50	LP Delay (CP enabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	E4	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	E0	Alternate Vertical Sync Start	
XR67	01	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	0 2 2 6 1 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XR6E	26	Polynomial FRC Control Register	Optimize for best display quality
XR6F	1B	Frame Buffer Control	

Note: 1) Bold text indicates registers with values different from those shown in Table #1

2) Non-bold text indicates additional registers (not included in Table #1)



Table #4 - Parameters for 640x480 Monochrome LCD-DD Panels (Simultaneous Mode Display)

Extension Register Values for Epson EG9005F-LS

Citizen G6481L-FF

Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

Register	Value (Hex)	Register Name	Comments
XR19	55	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	21	FLM Delay	
XR2D	50	LP Delay (CP disabled)	
XR2E	50	LP Delay (CP enabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0B	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	26	Polynomial FRC Control Register	Optimize For LCD
XR6F	1B	Frame Buffer Control	•



Table #5 - Parameters for 640x480 Color TFT Panels (Panel Mode Only)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

<u>Register</u>	Value (Hex)	Register Name	<u>Comments</u>
XR06	C2	Palette Control	Color Reduction
XR19	56	Alternate Horizontal Sync Start	
XR1A	13	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	4F	LP Delay (CP disabled)	
XR2E	4F	LP Delay (CP enabled)	
XR2F	0F	LP Width	
XR4F	44	Panel Format 1	
XR50	02	Panel Format 2	
XR51	<b>C4</b>	Display Type	
XR52	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	a
XR54	FA	Panel Interface	Set to F9 for Toshiba color panels
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	01	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	DF	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	O d d Contract Parts of the
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



Table #6 - Parameters for 640x480 Color TFT Panels (Simultaneous Mode Display)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

Register	Value (Hex)	Register Name	Comments
XR06	C0	Palette Control	Color Reduction
XR19	55	Alternate Horizontal Sync Start	Color Medicality
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	00	FLM Delay	
XR2D	4F	LP Delay (CP disabled)	
XR2E	4F	LP Delay (CP enabled)	
XR2F	0F	LP Width	
XR4F	44	Panel Format 2	
XR50	02	Panel Format 1	
XR51	<b>C4</b>	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
XR54	FA	Panel Interface	Set to F9 for Toshiba color panels
XR55	E5	Horizontal Compensation	•
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0C	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



Table #7 - Parameters for 640x480 Color STN-SS Panels with 16-Bit Interface (4-Bit Pack) (Panel-Only and Simultaneous Display)

Extension Register Values for Sanyo LM-CK53-22NEZ Sanyo LCM5327-24NAK Sanyo LCM5330

Register	Value (Hex)	Register Name	Comments
XR06	C2	Palette Control	C0 in simultaneous mode
XR19	56	Alternate Horizontal Sync Start	55 in simultaneous mode
XR1A	19	Alternate Horizontal Sync End	00 in simultaneous mode
XR1B	59	Alternate Horizontal Total	5F in simultaneous mode
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	22 in simultaneous mode
XR2D	59	LP Delay (CP disabled)	62 in simultaneous mode
XR2E	59	LP Delay (CP enabled)	62 in simultaneous mode
XR2F	03	LP Width	00 in simultaneous mode
XR4F	44	Panel Format 1	
XR50	25	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	44 in simultaneous mode
XR53	1C	Panel Format 3	
XR54	32	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	23 in simultaneous mode
XR58	00	Vertical Centering	
XR59	8F	Vertical Line Insertion	8F in simultaneous mode
XR5A	00	Vertical Line Replication	04 in simultaneous mode
XR5B	81	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	22	M (ACDCLK) Control	22 in simultaneous mode
XR64	E4	Alternate Vertical Total	OB in simultaneous mode
XR65	07	Alternate Overflow	26 in simultaneous mode
XR66	<b>E</b> 1	Alternate Vertical Sync Start	EA in simultaneous mode
XR67	02	Alternate Vertical Sync End	OC in simultaneous mode
XR68	DF	Vertical Panel Size	DF in simultaneous mode
XR6C	02	Programmable Output Drive	
XR6E	61	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) Bold text indicates registers with values different from those shown in Table #1

2) Non-bold text indicates additional registers (not included in Table #1)



Table #8 - Parameters for 640x480 Color STN-SS Panels with 8-Bit Interface (Extended 4 Bit Pack) (Panel-Only and Simultaneous Display)

Extension Register Values for Sharp LM64C031

<u>Register</u>	Value (Hex)	Register Name	Comments
XR06	<b>C2</b>	Palette Control	C0 simultaneous mode
XR19	54	Alternate Horizontal Sync Start	55 simultaneous mode
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	5F simultaneous mode
XR1C	4F	Horizontal Panel Size	
XR2C	0C	FLM Delay	
XR2D	4F	LP Delay (CP disabled)	
XR2E	4F	LP Delay (CP enabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	15	Panel Format 1	
XR51	6C	Display Type	
XR52	41	Power Down Control	
XR53	3C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	ED	Alternate Vertical Total	15 simultaneous mode
XR65	07	Alternate Overflow	26 simultaneous mode
XR66	<b>E</b> 1	Alternate Vertical Sync Start	EA simultaneous mode
XR67	02	Alternate Vertical Sync End	OC simultaneous mode
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



Table #9 - Parameters for 640x480 Color STN-DD LCD Panels with 8-Bit Interface without Frame Acceleration (Panel Mode Only)

Extension Register Values for Kyocera KCL6448 DSTT Hitachi LMG9720XUFC

Register	Value (Hex)	Register Name	<u>Comments</u>
XR06	<b>C2</b>	Palette Control	
XR19	56	Alternate Horizontal Sync Start	
XR1A	13	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	03	FLM Delay	
XR2D	В9	LP Delay (CP disabled)	
XR2E	В9	LP Delay (CP enabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	15	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	1C	Panel Format 3	
XR54	32	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8 <b>F</b>	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	F4	Alternate Vertical Total	
XR65	07	Alternate Overflow	
<b>X</b> R66	F3	Alternate Vertical Sync Start	
XR67	01	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	33	Polynomial FRC Control	Optimize for best display quality
XR6F	1B	Frame Buffer Control	

Note: 1) Bold text indicates registers with values different from those shown in Table #1

2) Non-bold text indicates additional registers (not included in Table #1)



Table #10 - Parameters for 640x480 Color STN-DD Panels with 16-Bit Interface with Frame Acceleration (Panel-Only and Simultaneous Mode Display)

Extension Register Values for Sharp LM64C08P

Sanyo LCM5331-22NTK Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW

Register	Value (Hex)	Register Name	Comments
XR06	<b>C2</b>	Palette Control	
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	15	FLM Delay	22 for no frame acceleration
XR2D	50	LP Delay (CP disabled)	9E for no frame acceleration
XR2E	50	LP Delay (CP enabled)	
XR2F	00	LP Width	
XR4F	04	Panel Format 1	
XR50	25	Panel Format 2	35 for no frame acceleration
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	1C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Replication	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR64	0B	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	33	Polynomial FRC Control	Optimize for best display quality.
XR6F	1B	Frame Buffer Control	1 7 1



Table #11 - Parameters for 640x480 Plasma Panels with 16 Internal Gray Levels

Extension Register Values for Matsushita S804

<u>Register</u>	Value (Hex)	Register Name	Comments
XR19	60	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	60	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	62	LP Delay (CP disabled)	
XR2E	6D	LP Delay (CP enabled)	
XR2F	08	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	
XR54	39	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0D	Alternate Vertical Total	
XR65	26	Alternate Overflow	•
XR66	E8	Alternate Vertical Sync Start	
XR67	0A	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	0D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



Table #12 - Parameters for 640x480 EL Panels with 16 Internal Gray Levels

Extension Register Values for Sharp LJ64ZU50

Register	Value (Hex)	Register Name	<u>Comments</u>
XR19	52	Alternate Horizontal Sync Start	
XR1A	15	Alternate Horizontal Sync End	
XR1B	54	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	0C	FLM Delay	
XR2D	4F	LP Delay (CP disabled)	
XR2E	4E	LP Delay (CP enabled)	
XR2F	81	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	44	Display Type	
XR52	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	
XR54	F9	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	F0	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	E5	Alternate Vertical Sync Start	
XR67	05	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Ouput Drive	
XR6E	9D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	<del>-</del>



# **Application Schematic Examples**

This section includes schematic examples showing various 65535 interfaces. The schematics are divided into into three main groups for discussion:

# 1) System Bus Interface

- ISA (PC/AT) Bus (16-bit) • 486SLC / 386SX Local Bus (16-bit)
- 486 16-Bit Local Bus (VL Bus compatible) (16-bit expanded to 32-bit)
- 486 32-Bit Local Bus (VL Bus compatible) (32-bit)

### 2) Display Memory Interface

- One or Two or 256Kx16 DRAMs (2-CAS)
- One or Two or 256Kx16 DRAMs (2-WE)
- Four or Eight or 256Kx4 DRAMs

#### 3) CRT/Panel/Video Interface

- · CRT / Panel Interface
- PC-Video Interface


To design a system around the 65535, one schematic page would be selected from each of the groups above.

Selection of a bus interface for the VGA controller is generally dictated by the type of bus and CPU available in the system. If performance is a concern, however, and a 386 or 486 CPU is being used, a local bus interface should be considered and/or linear addressing support should be implemented. Linear addressing improves performance in GUI environments such as Windows™ by allowing the software used to access display memory (typically the Windows Driver) to be more efficient. If a 32-bit display memory interface is desired, the system bus interface can be only 16-bits (the same pins are used for the upper memory data bus or the upper system data bus). In this case, 486 local bus interfacing requires 4 external octal transceivers since, unlike the 386, the 486 CPU lacks the ability to do bus translation for 16-bit cycles. The 65535 provides all transceiver control signals, so no other external logic is required. 386 16-bit local bus interfacing does not require the external transceivers. Interfacing to ISA bus is always 16 bits, requires no external logic, and allows the use of either 16-bit or 32-bit display memory interfacing. Clock connections are shown as part of the bus interface diagrams. A 14.31818 MHz reference crystal is shown, although if a clean source of 14.31818 MHz is available in the system, it may be input on XTALI and the crystal would then not be required.

Generally, 256Kx16 DRAMs would be used for display memory, although, if desired, the memory interface may be designed to use 256Kx4's instead. Interface schematics are included for both DRAM sizes. 256Kx16 DRAMs come in two types: one write enable (WE#) with two CAS# inputs (one for the high byte and one for the low byte) or one CAS# input with two write enables (one for the high byte and one for the low byte). Either variety of DRAM may be used with the 65535 (default is to the 2-CAS variety with a programming option in the 65535 to change the memory control outputs for compatibility with either type). CHIPS' BIOS is able to detect which type is connected and program the 65535 accordingly. The diagrams included in this section show interfaces to both types; it is also possible to lay out a PCB to allow either type to be used (not shown).

An interface diagram is included showing connections to a standard CRT display. Panel interfaces, however, are not as standardized (generally every panel interface is different). To show how to interface to a wide variety of commonly available panels, the interface diagram in this section shows the connections used on CHIPS' Development Kit PC Board from the 65535 chip to connectors defined by CHIPS on that board. In the following section of this document, a number of examples are given showing connections from those DK board connectors to a number of typical panels. These connectors are used to simplify evaluation of the 65535 with various panels; a real system would not typically use the connectors shown, but would interface directly to the connector(s) used by the panel manufacturer. A second interface diagram is also included showing how to interface the 65535 to CHIPS' PC-Video products to provide live video overlay capability. Again, CHIPS' Development Kit PCB connector pinouts are used as an example, since there is a wide variety of possible configurations.

If internal logic is to be operated at 3.3V, CFG8 must be connected to ground via a 4.7K resistor.



NOTE: Additional data output drive may be enabled by programming XR6C bit-3 = 0.

Circuit Example 65535 ISA Bus Interface

Revision 2.0

C16

C15

C14

C13 C12

C11

A02

<u>A03</u>

A04

<u>A05</u>

A06

<u>A07</u>

A08

A09

D12

D11

D10

D09

D08

D07

D06

D05

D04

D03

D02

D01

D00

15

16

17

18 20

31 D0

D13

D12

D11

D10

D9

**D8** 

D7

D6

D5


D4

D3

D2


D1







Revision 2.0












NOTE: The upper DRAM is optional. It cannot be used in 32-bit Local-bus configurations nor with PC-Video.

65535
Display Memory Circuit
One or Two
256Kx16 DRAMs
(Two-CAS)






NOTE: The upper DRAM is optional. It cannot be used in 32-bit Local-bus configurations nor with PC-Video.


65535
Display Memory Circuit
One or Two
256Kx16 DRAMs
(Two-WE)





Revision 2.0





Revision 2.0



DK65535 PC Video Connector		PC Video Pro External Output Option	
J2-2 )-	Reserved	DPCLK	JP9-2
$\overline{J2-4}$	Reserved	PD BLANK	JP9-4
J2-6	(VR5) MBD15	DRED 7	JP9-6
J2-8 )—	(VR4) MBD14	DRED 6	JP9-8
J2-10 )	(VR3) MBD13	DRED 5	JP9-10
J2-12 )—	(VR2) MBD12	DRED 4	JP9-12
J2-14 >-	(VR1) MBD11	DRED 3	JP9-14
J2-16 )—	(VR0) MBD10	DRED 2	JP9-16
J2-18 )—	(VG5) MBD9	DGRE 7	JP9-18
J2-20 )—	(VG4) MBD8	DGRE 6	JP9-20
J2-22 )—	(VG3) MBD7	DGRE 5	JP9-22
J2-24 )—	(VG2) MBD6	DGRE 4	JP9-24
J2-26 )-	(VG1) MBD5	DGRE 3	JP9-24
$\left\langle \frac{32.28}{\text{J2-28}}\right\rangle$	(VG0) MBD4	DGRE 2	
$\overline{)2-30}$	(VB5) MBD3	DBLU 7	JP9-28
J2-32	(VB4) MBD2	DBLU 6	JP9-30
$\frac{J_2-J_2}{J_2-34}$	(VB3) MBD1	DBLU5	JP9-32
J2-36	(VB2) MBD0	DBLU4	JP9-34
J2-38	(VB1) CASBL#	DBLU 3	JP9-36
J2-40 }	(VB0) CASBH#	DBLU 2	JP9-38
12-40			JP9-40
J2-1 )—	GND	GND	TDO
$\frac{Jz^{-1}}{Jz^{-3}}$	GND	GND	JP9-1
J2-5	GND	GND	JP9-3
J2-3	GND	GND	JP9-5
$\overline{J2-9}$	GND	GND	JP9-7
$\frac{J2-9}{J2-11}$	Reserved	GND	JP9-9
	Reserved	GND	JP9-11
J2-13 }	GND	GND	JP9-13
J2-15 \	GND	GND	JP9-15
J2-17 -	GND	GND	JP9-17
J2-19 \	GND	GND	JP9-19
J2-21 \	Reserved	GND	JP9-21
J2-23 }-	Reserved	GND	JP9-23
J2-25 \	GND	GND	JP9-25
J2-27 \	GND	GND	JP9-27
J2-29	GND	GND	JP9-29
$\frac{J2-31}{72-32}$	GND	GND	JP9-31
J2-33	Reserved	GND	JP9-33
J2-35	Reserved	GND	JP9-35
	10001100	GND	JP9-37
			JP9-39
		PC Video Pro	
		VGA Feature Connector	
	DHEVNIC		
J2-42 )—	BHSYNC	PHSYNC	JP3-22
J2-44 )—	BVSYNC	PVSYNC	JP3-24
J2-46	KEY	KEY	JP3-25
J2-48	BPCLK	PCLK	JP3-18
$\overline{J2-50}$	Reserved	PBLANK#>	JP3-20
	C) TD		<u> </u>
J2-39 )—	GND	GND	JP3-15
$\overline{J2-41}$	GND	GND	JP3-17
J2-43	Reserved		<u> </u>
J2-45	GND	GND	JP3-19
$\overline{J2-47}$	GND	GND	JP3-19 JP3-21
J2-49 )—	GND	GND	JP3-26
			<u> </u>

65535 Interface to PC-Video



# **Panel Interface Examples**

This section includes schematic examples showing how to connect the 65535 to various flat panel displays.

Plasma / EL	Panels						Panel	
Mfr 1) Matsushita 2) Sharp	Part Number S804 LJ64ZU50	Panel Resolution 640x480 640x480	Panel <u>Technology</u> Plasma EL	Panel Drive SS SS	Panel Interface 8-bit 8-bit	Panel Data Transfer 2 Pixels/Clk 2 Pixels/Clk	Gray Levels 16 16	Page 183 184
Monochrome	e LCD Panels						Panel	
Mfr 3) Epson 4) Citizen 5) Sharp 6) Sanyo 7) Hitachi	Part Number EG-9005F-LS G6481L-FF LM64P80 LCM-6494-24NTK LMG5364XUFC	Panel Resolution 640x480 640x480 640x480 640x480 640x480	Panel Technology LCD LCD LCD LCD LCD LCD LCD	Panel <u>Drive</u> DD DD DD DD DD DD	Panel Interface 8-bit 8-bit 8-bit 8-bit 8-bit	Panel Data Transfer  8 Pixels/Clk 8 Pixels/Clk 8 Pixels/Clk 8 Pixels/Clk 8 Pixels/Clk	Gray Levels 2 2 2 2 2 2	Page 185 186 187 188 189
8) Sanyo 9) Epson 10) Hitachi	LCM-5491-24NAK ECM-A9071 LMG9060ZZFC	1024x768 1024x768 1024x768	LCD LCD LCD	DD DD DD	16-bit 16-bit 16-bit	16 Pixels/Clk 16 Pixels/Clk 16 Pixels/Clk	2 2 2	190 191 192
11) Hitachi	LMG9100ZZFC	1280x1024	LCD	DD	16-bit	16 Pixels/Clk	2	193
Active Color	<b>Panels</b>	Panel	Panel	Panel	Panel	Panel Data	Panel	
Mfr 10) Hitachi 11) Sharp 12) Toshiba	Part Number TM26D50VC2AA LQ9D011 LTM-09C015-1	Resolution 640x480 640x480 640x480	Technology TFT LCD TFT LCD TFT LCD	Drive SS SS SS	Interface 9-bit 9-bit 9-bit	Transfer  1 Pixel/Clk 1 Pixel/Clk 1 Pixel/Clk	Colors 512 512 512 512	Page 198 199 200
13) Sharp	LQ10D311	640x480	TFT LCD	SS	18-bit	1 Pixel/Clk	256K	201
Passive Colo	<u>r Panels</u>	Panel	Panel	Panel	Panel	Panel Data	Panel	
Mfr 14) Sharp	Part Number LM64C031	Resolution 640x480	Technology STN LCD	Drive SS	Interface 8-bit	Transfer  2-2/3 Pixels/Clk	Colors	Page 202
15) Sanyo 16) Sanyo	LM-CK53-22NEZ LCM5327-24NAK	640x480 640x480	STN LCD STN LCD	SS SS	16-bit 16-bit	5-1/3 Pixels/Clk 5-1/3 Pixels/Clk		203 204
17) Kyocera 18) Hitachi	KCL6448 LMG9720XUFC	640x480 640x480	STN LCD STN LCD	DD DD	8-bit 8-bit	2-2/3 Pixels/Clk 2-2/3 Pixels/Clk	. 8	205 206
19) Sharp 20) Sanyo 21) Hitachi 22) Toshiba 23) Optrex	LM64C08P LCM5331-22NTK LMG9721XUFC TLX-8062S-C3X DMF-50351NC-FW	640x480 640x480 640x480 640x480 640x480	STN LCD STN LCD STN LCD STN LCD STN LCD	DD DD DD DD DD	16-bit 16-bit 16-bit 16-bit 16-bit	5-1/3 Pixels/Clk 5-1/3 Pixels/Clk 5-1/3 Pixels/Clk 5-1/3 Pixels/Clk 5-1/3 Pixels/Clk	8 8 8	207 208 209 210 211

## Glossary:

SS = Single Panel Single Scan
DD = Dual Panel Dual Scan
TFT = Thin Film Transistor ('Active Matrix')
STN = Super Twist Nematic ('Passive Matrix')

65535 181 **Revision 2.0** 



# Flat Panel Interface Examples

		DK65535	Mono	Mono	Mono	Color	Color	Color	Color	Color	Color
65535	26-Pin	50-Pin	SS	DD	DD	TFT	TFT	SIN	STN	STNDD	STNDD
Pin Name	Connector	Connector	<u>8-bit</u>	<u>8-bit</u>	<u>16-bit</u>	15-bit	18-bit	8-bit	16-bit	8-bit	16-bit
Pixels Tra	nsferred Pe	r Shift Clock:	<u>8</u>	<u>8</u>	<u>16</u>	1	1	2-2/3	5-1/3	2-2/3	<u>5-1/3</u>
P0	17	15	-	UD3	UD7	B0	В0	R1	R1	UR1	UR1
P1	15	16	-	UD2	UD6	B1	B1	B1	G1	UG1	UG1
P2	13	18	-	UD1	UD5	B2	B2	G2	B1	UB1	UB1
P3	11	19	_	UD0	UD4	В3	B3	R3	R2	UR2	UR2
P4	25	21	-	LD3	UD3	B4	B4	В3	G2	LR1	LR1
P5	23	22	-	LD2	UD2	G0	B5	G4	B2	LG1	LG1
P6	21	24	-	LD1	UD1	G1	G0	R5	R3	LB1	LB1
P7	19	25	-	LD0	UD0	G2	G1	В5	G3	LR2	LR2
P8	-	27	P0	_	LD7	G3	G2	SHFCLKU	В3	-	UG2
P9	-	28	P1	-	LD6	G4	G3	_	R4	<u> </u>	UB2
P10	-	30	P2	-	LD5	R0 †	G4	<u> </u>	G4	_	UR3
P11	-	31	P3	-	LD4	R1 †	G5	_	B4	_	UG3
P12	-	33	P4	-	LD3	R2 †	R0	_	R5	<u> </u>	LG2
P13	- 1	34	P5	-	LD2	R3 †	R1	-	G5	_	LB2
P14	-	36	P6	<u> </u>	LD1	R4 †	R2	-	В5	<u> </u>	LR3
P15	-		P7	<del>-</del>	LD0	- †	R3	-	R6	_	LG3
P16	-	39	-	:	_	-	R4	_	_	_	_
P17	- :	40		_	_	<b>–</b>	R5	_	_	_	_
ACTI	-	-	ACTI	ACTI	ACTI	ACTI	-	ACTI	ACTI	ACTI	ACTI
ENABKL	4	5	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL
SHFCLK	9	13	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLKL	SHFCLK	SHFCLK	SHPCLK
M	1	7	M	M	M	M	М	M	M	\$	M
LP	5	10	LP	LP	LP	LР	LP	LP	LP		LP
FLM	3	1 I	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM
DE	2	8	DE	DE	DE	DΕ	DE	DE	DE	DE	DΕ
VDDSAFE	6, 8	1	_	-	-	-	<b>–</b>	-	-	_	
+12VSAFE	10	2	_	_	_	_	<b>–</b>	-	_	-	
VEESAFE	12	3	_	-	-	-	-	-	_	_	<del>-</del>
GND	7,14,16	6,9,12,14,		-	_	-	-	_	_	-	
		********************									••••••
											••••••
	Pixels Tra P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 ACTI ENABKL SHIFCLK M LP FLM DE VDDSAFE +12VSAFE VEESAFE GND	Pixels Transferred Pe   P0	P1         15         16           P2         13         18           P3         11         19           P4         25         21           P5         23         22           P6         21         24           P7         19         25           P8         -         27           P9         -         28           P10         -         30           P11         -         31           P12         -         33           P13         -         34           P14         -         36           P15         -         37           P16         -         39           P17         -         40           ACTI         -         -           ENABKL         4         5           SHFCLK         9         13           M         1         7           LP         5         10           FLM         3         11           DE         2         8           VDDSAFE         6         8         1           +12VSAFE         10	Pixels Transferred Per Shift Clock:   8	Pixels Transferred Per Shift Clock: 8   8   P0	Pixels Transferred Per Shift Clock: 8	Pixels Transferred Per Shift Clock: 8	Pixels Transferred Per Shift Clock: 8	Pixels Transferred Per Shift Clock   8	Pixels   Tamsferred   Per Shift Clock:   8	Pixels   Transferred Per Shift Clock   8   8   16   1   1   2-2/3   5-1/3   2-2/3   PO   17   15   -     UD3   UD7   BO   BO   R1   R1   UR1   UR1   UR1   UR1   UR2   UR2   UR2   UR3   UR3


J 5	P4 21 22 P5 GND 23 24 P6 P7 25 26 GND P8 27 28 P9 GND 29 30 P11 31 32 GND P12 33 34 P13 GND 35 36 P14 P15 37 38 GND P16 39 40 P17 GND 41 42 NC {P18}	J 2   GND   1   2   [DPCLK]   GND   3   4   [BLANK#]   GND   5   6   VR5   GND   7   8   VR4   GND   9   10   VR3   [Reserved]   11   12   VR2   [Reserved]   13   14   VR1   GND   15   16   VR0   GND   17   18   VG5   GND   19   20   VG4   GND   21   22   VG3   [Reserved]   23   24   VG2   [Reserved]   25   26   VG1   GND   27   28   VG0   GND   29   30   VB5   GND   31   32   VB4   GND   33   34   VB3   [Reserved]   37   38   VB1   GND   39   40   VB0   GND   41   42   HSYNC   41   41   41   41   41   41   41   4
LD2 23 24 GND LD3 25 26 GND  Development Board	P8 27 28 P9 GND 29 30 P10 P11 31 32 GND P12 33 34 P13 GND 35 36 P14 P15 37 38 GND P16 39 40 P17	GND 27 28 VG0 GND 29 30 VB5 GND 31 32 VB4 GND 33 34 VB3 [Reserved] 35 36 VB2 [Reserved] 37 38 VB1 GND 39 40 VB0



DK65535				ions/Requirements
PCB		Parameter		Value Comment
Connector	Matsushita S804	Panel Width	XR1C	4Fh (640 / 8) – 1
ENARKI	n/c Panel	Panel Height		1DFh 480 – 1
Reserved	/c Connector	Panel Type	XR51[1-0]	00
BI ANK#/DE	34 DISPTMG		XR50[6-4]	
J3-8 M (ACDCLK) r	$\frac{34}{1/c}$ GND	Shiftelk Div (SD)	XR51[3]	0
$\frac{J3-7}{J3-6}$ GND	25 GND		XR4F[2-0]	
	5 25 37.12	TFT Data Width STN Pixel Packing	XR50[7] XR53[5-4]	
J3-13 SHFCLK	23 CLOCK#	Frame Accel Ena	XR6F[1]	0 Disabled
TO 14 GIND	24 GND		zator [1]	U District
J3-14 LP (HS)	——————————————————————————————————————	Output Signal Timing		
$J3-9$ $\overline{GND}$	29 GND	Shift Clock Mask (SM)		0
J3-11 GND	32 VSYNC	LP Delay Disable	XR2F[6]	0
		LP Delay (Hoomp disa) LP Delay (Hoomp ena)		062h 06Dh
PNL23	n/c	LP Pulse Width	XR2F[3-0]	
J3-49 PNI 22	n/c	LP Polarity	XR54[6]	0
7 PNL21 T	n/c	LP Blank	XR4F[7]	0
> 13 45 \ PNL20	n/c	LP Active during V	XR51[7]	1
73 13 PNL19 ,	n/c	FLM Delay Disable	XR2F[7]	0
> 13 13 PNL18	n/c	FLM Delay	XR2C	04h
12.40 PNL17	n/c	FLM Polarity	XR54[7]	0
	n/c	Blank#/DE Polarity	XR54[0]	1
PNL15		Blank#/DE H-Only	XR54[1]	0
13-37 PNI 14	14 DATA-E0	Blank#/DE CRT/FP	XR51[2]	1
J3-30 PNI 13	18 DATA-E1	Alt Hsync Start (CR04)	XR19	60h
J3-34 PNI 12	22 DATA-E2 26 DATA-E3	Alt Hsync End (CR05)	XR1A	00h
J3-33 DNII 11	7 DATA-00	Alt H Total (CR00)	XR1B	60h
$ \begin{array}{c} J3-31 \\ \hline J3-30 \end{array} \begin{array}{c} PNL10 \\ \hline PNL 0 \end{array} $	11 DATA-01	Alt V Total (CR06)	XR65/64	20Dh
12 20 FNL9		Alt Vsync Start (CR10)		1E8h
J3-28 PNL8	19 DATA-03	Alt Vsync End (CR11)	XR67[3-0]	
		Alt Hsync Polarity Alt Vsync Polarity	XR55[6] XR55[7]	1
	n/c		1	
J3-24 DNI 5	n/c	Display Quality Recomi		
J3-22 PNI 4	n/c	FRC	XR50[1-0]	
J3-21 PNI 3	n/c	FRC Option 1	XR53[2]	1 Set to 1
13-19 PNI 2	n/c n/c	FRC Option 2	XR53[3]	1 Set to 1 0
J3-18 DNIL 1	n/c	FRC Option 3 FRC Polynomial	XR53[6] XR6E[7-0]	
	n/c	Dither	XR50[3-2]	
<u></u>			. )	
J3-17 GND	n/c $1$ NC	M Phase Change	XR5E[7]	n/a
J3-20 GND GND	n/c — 3 NC	M Phase Change Count	XRSE[6-0]	n/a
13-23 GND		Compensation Typical	Settings	
J3-20 CMD	21 GND	H Compensation	XR55[0]	1
13-29 CNID	20 GND 17 GND	V Compensation	XR57[0]	1
J3-32 GND	17 GND 16 GND	Fast Centering Disable	XR57[7]	0
J3-33 GND	13 GND	H AutoCentering	XR55[1]	Ö
J3-38 GND GND	12 GND	V AutoCentering	XR57[1]	1
TO 44 GND	10 GND	H Centering	XR56	00h
13 47 GND	9 GND	V Centering	XR59/58	000h
$\frac{J3-47}{J3-50}$ GND	5 GND	H Text Compression	XR55[2]	1
		H AutoDoubling	XR55[5]	
J3-1 VDDSAFE (+5V)	<b>Y</b> ( )1 <b>y</b> (3)	V Text Stretching	XR57[2]	1
	33 +5V	V Text Stretch Mode	XR57[4-3]	11
+12V SAFE	2 (1037	V Stretching	XR57[5]	0
J3-2 +12 V SALE	$\frac{8}{6}$ $+12V$	V Stretching Mode	XR57[6]	0
	$\begin{array}{c} 6 \\ +12V \\ +12V \end{array}$	V Line Insertion Heigh	t XR59[3-0]	0Fh
VEESAFE (±12	$\frac{10 \pm 45}{2}$ $+12V$	V H/W Line Replication		0
13-3		V Line Repl Height	XR5A[3-0	] 0

65535 Interface - Matsushita S804 (640x480 16-Gray Level Plasma Panel)






Programming Rec	ommenda	tions	/Requirement
Parameter	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) – 1 480 – 1
Panel Height	XR65/68	1DFh	480 – 1
Panel Type	XR51[1-0]	00	······································
Clock Divide (CD)	XR50[6-4]	001	<u> </u>
Shiftclk Div (SD)	XR51[3]	0	<del>!</del>
Gray/Color Levels	XR4F[2-0]		
TFT Data Width	XR50[7]	0	n/a
STN Pixel Packing	XR53[5-4]		n/a
Frame Accel Ena	XR6F[1]	0	Disabled
Traine Freezi Bria	AROLLI	V	Disabled
Output Signal Timing			
Shift Clock Mask (SM)	XR51[5]	0	·····
LP Delay Disable	XR2F[6]	0	:
LP Delay (Hcomp disa)	XR2F/2D	04Fh	
LP Delay (Hoomp ena)	XR2F/2E	04Eh	
LP Delay (Hoomp ena) LP Pulse Width	XR2F[3-0]		······································
LP Polarity	XR54[6]	1	
LP Blank	XR4F[7]	Ö	; 
LP Active during V			· · · · · · · · · · · · · · · · · · ·
FLM Delay Disable	XR51[7]	1	
CLM Delay Disable	XR2F[7]	1	
FLM Delay	XR2C	0Ch	
FLM Polarity	XR54[7]	1	
Blank#/DE Polarity	XR54[0]	1	
Blank#/DE H-Only	XR54[1]	0	
Blank#/DE CRT/FP	XR51[2]	1	
Alt Harma Start (CDOA)	VD 10	601	
Alt Hsync Start (CR04)	XR19	52h	
Alt Hsync End (CR05)	XR1A	15h	•••••
Alt H Total (CR00)	XR1B	54h	
Alt V Total (CR06)	XR65/64	1F0h	
Alt Vsync Start (CR10)	XR65/66	1E5h	
Alt Vsync End (CR11)	XR67[3-0]	0Eh	***************************************
Alt Hsync Polarity	XR55[6]	1	••••
Alt Vsync Polarity	XR55[7]	1	
***			******************************
Display Quality Recomn	iendations		
FRC	XR50[1-0]	11	
FRC Option 1	XR53[2]		Set to 1
FRC Option 2	XR53[3]		Set to 1
FRC Option 3	XR53[6]	0	
FRC Polynomial	XR6E[7-0]		n/a
Dither	XR50[3-2]	01	
N # 751			
M Phase Change	XR5E[7]	.ز	n/a
M Phase Change Count	XR5E[6-0]		n/a
Compensation Typical S			
H Compensation	XR55[0]	1	
V Compensation	XR57[0]	1	
Fast Centering Disable	XR57[7]	0	••••••
H AutoCentering			
	XR55[1]	0	
V AutoCentering	XR57[1]	0	
H Centering	XR56	00h	
V Centering	XR59/58	000h	
H Text Compression	XR55[2]	1	
H AutoDoubling	XR55[5]	1	
V Text Stretchine	VD S7(2)		
V Text Stretching	XR57[2]	0	
V Text Stretch Mode	XR57[4-3]	11	
V Stretching	XR57[5]	0	
V Stretching Mode	XR57[6]	0	
V Line Insertion Height	XR59[3-0]	0Fh	
V H/W Line Replication	XR59[7]	0	
	XR5A[3-0]	0	••••••


65535 Interface - Sharp LJ64ZU50 (640x480 16-Gray Level EL Panel)






65535 Interface - Epson EG-9005F-LS (640x480 Monochrome LCD DD Panel)





65535 Interface - Citizen G6481L-FF (640x480 Monochrome LCD DD Panel)





Programming Reco	mmenda	tions	/ Requirements
Parameter	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) – 1
Panel Height	XR65/68	1DFh	480 – 1
Panel Type	XR51[1-0]		DD
Clock Divide (CD)	XR50[6-4]		
Shiftelk Div (SD)	XR51[3]	010	DCIK / T
	ADALIO VI	100	161
Gray/Color Levels	XR4F[2-0]		16Level (61w/dith
IFT Data Width	XR50[7]	0	n/a
STN Pixel Packing	XR53[5-4]		n/a
Frame Accel Ena	XR6F[1]	1	Enabled
C10 1 7 7 7 1		į	
Output Signal Timing		į	
Shift Clock Mask (SM)	XR51[5]		
LP Delay Disable	XR2F[6]	0	Enabled
P Delay (Hoomp disa)	XR2F/2D	050h	·
P Delay (Hcomp ena)	XR2F/2E	050h	
P Pulse Width	XR2F[3-0]	0h	
P Polarity	XR54[6]	:	
_P Blank	XR4F[7]	0	
P Active during V	XR51[7]		······
FLM Delay Disable	XR2F[7]	0	Enabled
LM Delay Disable	XR2C		4 lines
		0411	4 mics
LM Polarity	XR54[7]		: 
3lank#/DE Polarity	XR54[0]		
Blank#/DE H-Only	XR54[1]		· ·
Blank#/DE CRT/FP	XR51[2]		; ; ;
	VD10	F 71	<b>!</b>
Alt Hsync Start (CR04)	XR19	57h	
Alt Hsync End (CR05)	XR1A	19h	į
Alt H Total (CR00)	XR1B	59h	<u>.</u>
Alt V Total (CR06)	XR65/64	1E4h	
Alt Vsync Start (CR10)	XR65/66	1E0h	
Alt Vsync End (CR11)	XR67[3-0]	1	
Alt Hsync Polarity	XR55[6]	1	Negative
Alt Vsync Polarity	XR55[7]	1	Negative
	Ţ		
Display Quality Recomn	nendations		
FRC	XR50[1-0]	01	16-Frame FRC
FRC Option 1	XR53[2]	1	Set to 1
FRC Option 2 FRC Option 3	XR53[3]	1	Set to 1
FRC Ontion 3	XR53[6]	0	n/a
FRC Polynomial	XR6E[7-0]	'	
Dither	XR50[3-2]		256-color modes
Dither	W20[2-5]	U	230-color modes
M Phase Change	XR5E[7]	1	Every other frame
M Phase Change Count	XR5E[6-0]	00h	n/a
or mase change count	110000	!	
Compensation Typical	Settings		
H Compensation	XR55[0]	1	Enabled
V Compensation	XR57[0]	1	Enabled
· Componsation		<del></del>	<u> </u>
Fast Centering Disable	XR57[7]	0	Enabled
H AutoCentering	XR55[1]	0	Disabled
V AutoCentering	XR57[1]	1	Enabled
H Centering	XR56	00h	No left border
V Centering	XR59/58	000h	
• Cemering	VICTAIN	OVOII	110 top bolder
H Text Compression	XR55[2]	1	Enabled
H AutoDoubling	XR55[5]	1	Enabled
V Text Stretching	XR57[2]	Ô	Disabled
			DS+TF,TF,DS
V Text Stretch Mode	XR57[4-3]		
V Stretching	XR57[5]	0	Disabled
	. VD57[6]	0	n/a
V Stretching Mode	XR57[6]		
	XR59[3-0	] 0Fh	16 – 1
V Stretching Mode	XR59[3-0		


65535 Interface - Sharp LM64P80 (640x480 Monochrome LCD DD Panel)



Parameter   Register   Able Commontal   Parameter   Register   Able Commontal   Parameter   Register   Able (640 / 8) = 1	DK65535		Programming Rec		tions/Requirements
Panel Width   XRIC   4th (640 / 8) - 1					
Panel   Type   X88311-0	Connector				
Panel   Pane	11/6	Sanyo LCM-6494-24NTK			
3.8   BLANNE UP   0   Connector     3.6   GND	Reserved n/c				
3-7   M. (C.D.L.)   CN2-18   M   Cnn. (C.D.)   CN2-18   M   Cnn. (C.D.)   CN2-18	BLANK#/DE n/c	Connector	Clock Divide (CD)		
3-6   SHFCLK	M (ACDCLK)	CN2-18 M			
Samp	J3-6 GND				
13-14   LP   HS    CN  3 -10   CN  3 -10	SHECI K				
13-10   CND   CN	J3-13 GND	<u>CN1-5</u> CL2			
Section   Sect	J3-14 I D (HS)	COVI 2 CI I	***************************************		
Signature   Sign	$\rightarrow$ GND	CNI-3 CLI	Output Signal Timing	NO ETTEL	
13-12   CND	13-9 FIM (VS)	CNI 1 ELM			
PNI_23		CNI-1 FEW			
13-49   NN-25			I P Delay (Hoomp ena)		
B_3-48   FNL-22   n/c   I.P Polarity   KR54(6)   I.P Blank   KR4F(7)   I.P Blank   I.P Blank   KR4F(7)   I.P Blank   I					
13-46   PNL-20	PNLZZ n/o				
13.45   PNLL10	12.46 PNL21 n/c		LP Blank		
33-43   Nul.18   n/c     33-40   Nul.17   n/c     33-40   Nul.17   n/c     33-40   Nul.17   n/c     33-30   Nul.15   n/c     33-30   Nul.15   n/c     33-31   Nul.14   n/c     33-36   Nul.14   n/c     33-36   Nul.14   n/c     33-37   Nul.14   n/c     33-38   Nul.12   n/c     33-39   Nul.10   n/c     33-39   Nul.10   n/c     33-30   Nul.10   n/c     33-30   Nul.10   n/c     33-31   Nul.11   n/c     33-32   Nul.10   n/c     33-32   Nul.10   n/c     33-32   Nul.19   n/c     33-33   Nul.19   n/c     33-34   Nul.19   n/c     33-35   Nul.19   n/c     33-36   Nul.19   n/c     33-37   Nul.19   n/c     33-38   Nul.19   n/c     33-39   Nul.19   n/c     33-39   Nul.19   n/c     33-30   Nul.19   n/c     33-30   Nul.19   n/c     33-30   Nul.19   n/c     33-31   Nul.19   n/c     33-32   Nul.19   n/c     33-33   Nul.19   n/c     33-34   Nul.19   n/c     33-35   Nul.19   n/c     33-36   Nul.19   n/c     33-37   Nul.19   n/c     33-38   Nul.19   n/c     33-39   Nul.19   n/c     33-30   Nul.19   n/					
13-42	J3-43 DNII 19				
13-30	J3-42 DNI 17				
J3-37	DNI 16				
	13-39 n/c				
13.36	PNL15				
13.34   PNL12	J3-37 DNI 14		Blank#/DE CRT/FP	XR51[2]	
Alt Hsync End (CR05)   XR1A   Alt H Total (CR05)   XR1B   Alt V Total (CR05)   XR1B   Alt V Total (CR06)   XR65/66   XR5/66   X	PNL13 n/c		Alt Hsync Start (CR04)	XR19	
No.    PNL12 n/c					
Signature   Sign	PNLII n/c				
33-28	PNL10 n/c				
Ait Hsync Polarity   XR55[6]	PNL9		Alt Vsync Start (CR10)	XR65/66	
33-25   PNL6   CN2-12   LD0   Alt Vsync Polarity   XR55[7]     33-24   PNL5   CN2-13   LD1   Display Quality Recommendations     33-22   PNL4   CN2-15   LD3   FRC Option 1   XR50[1-0]     33-19   PNL2   CN1-8   UD0   FRC Option 2   XR53[3]     33-18   PNL1   CN1-9   UD1   FRC Option 3   XR53[6]     33-16   PNL0   CN1-10   UD2   FRC Polynomial   XR6E[7-0]     33-15   PNL0   CN1-11   UD3   Display Quality Recommendations     33-16   PNL0   CN1-10   UD2   FRC Option 2   XR53[3]     33-17   GND   TRC Option 3   XR53[6]     33-18   PNL1   CN1-10   UD2   FRC Polynomial   XR6E[7-0]     33-17   GND   TRC Option 3   XR53[6]     33-20   GND   TRC Option 1   TRC Option 3   XR53[6]     33-20   GND   TRC Option 1   TRC Option 3   XR53[6]     33-20   GND   TRC Option 1   TRC Option 3   XR53[6]     33-20   GND   TRC Option 1   TRC Option 3   XR53[6]     33-20   GND   TRC Option 3   XR53[6]     33-30   GND   TRC Option 3   XR53[6]     33-31   GND   TRC Option 3   XR53[6]     33-32   GND   TRC Option 3   XR53[6]     33-33   GND   TRC Option 3   XR53[6]     33-34   GND   TRC Option 3   XR53[6]     33-35   GND   TRC Option 3   XR53[6]     33-36   GND   TRC Option 3   XR53[6]     33-37   GND   TRC Option 3   XR53[6]     33-38   GND   TRC Option 3   XR53[6]     33-39   GND   TRC Option 3   XR53[6]     33-30   TRC Option 3   XR53[6]     33-31   TRC Option 3   XR53[6]     33-32   GND   TRC Option 3   XR53[6]     33-32   GND   TRC Option 3   XR53[6]     33-32   GND   TR	<u>J3-27</u> PNL8 n/c				
13-24	PNI 7				
13-22	J3-23 PNI 6			***************************************	
J3-21	J3-24 DNI 5		Display Quality Recom	mendations	
J3-19	12 21 PNL4		FRC		
J3-18	72.10 PNL3		FRC Option 1		
Signature   Sign	12 19 PNL2				
J3-15	I2 16 PNLI		FRC Polynomial		
J3-17   GND	<b>&gt;···</b>			XR50[3-2]	
13-20   GND   17-20   GND	CND		***************************************		
13-20   GND	J3-17 GNID		M Phase Change		
13-26   GND   11/c   CN2-21   NC   Compensation Typical Settings   H Compensation   XR55[0]   XR55[0]   XR57[0]   XR55[0]   XR57[0]   XR57[1]	J3-20 GNID		M Phase Change Count	AKSE[6-U]	
13-29   GND   GND   To CN2-24   VO   V Compensation   XR57[0]	TO 26 UND	11/c — CN2-21 NC	Compensation Typical		
J3-32   GND	13 20 GND		H Compensation		
J3-35   GND   CN2-20   VSS   H AutoCentering   XR57[7]     J3-38   GND   CN2-19   VSS   V AutoCentering   XR55[1]     J3-41   GND   CN1-6   VSS   H Centering   XR57[1]     J3-47   GND   CN1-4   VSS   V Centering   XR56     J3-47   GND   CN1-2   VSS   H Centering   XR56     J3-50   VDDSAFE (+5V)   CN2-16   VDD   H AutoDoubling   XR55[2]     J3-1   VDDSAFE (±12 to ±45)   -23V   CN2-25   DISPOFF#   V Text Stretching   XR57[4-3]     J3-3   VEESAFE (±12 to ±45)   -23V   CN2-23   VEE   V Stretching   Mode   XR57[6]     V Text Stretching   XR59[3-0]   V H/W Line Replication   XR59[7]	13 32 UND	n/c — (CN2-24) VO	V Compensation	XR57[0]	
J3-38   GND   CN2-20   VSS   H AutoCentering   XR55[1]     J3-41   GND   CN1-6   VSS   H Centering   XR57[1]     J3-47   GND   CN1-4   VSS   V Centering   XR56     J3-50   CN1-2   VSS   H Centering   XR56     J3-50   CN1-2   VSS   H Centering   XR56     J3-1   VDDSAFE (+5V)   CN2-16   VDD   H AutoDoubling   XR55[2]     J3-1   VEESAFE   CN2-25   DISPOFF#   V Text Stretching   XR57[2]     J3-3   VEESAFE (±12 to ±45)   -23V   CN2-23   VEE   V Stretching   XR57[6]     J3-3   VEESAFE (±12 to ±45)   -23V   CN2-23   VEE   V Stretching   XR57[6]     V H/W Line Replication   XR59[7]	13-35 GND		Fast Centering Disable	XR57[7]	
J3-41   GND   CN2-19   VSS   V AutoCentering   XR57[1]     J3-44   GND   CN1-6   VSS   H Centering   XR56     J3-47   GND   CN1-4   VSS   V Centering   XR59/58     J3-50   CN1-2   VSS   H Text Compression   XR55[2]     J3-1   VDDSAFE (+5V)   CN2-16   VDD   V Text Stretching   XR57[2]     J3-2   +12V SAFE   CN2-25   DISPOFF#   V Text Stretch Mode   XR57[4-3]     J3-3   VEESAFE (±12 to ±45)   -23V   CN2-23   VEE   V Stretching   Mode   XR57[6]     V Stretching   V Stretching   XR57[6]   V Line Insertion Height   XR59[3-0]     V H/W Line Replication   XR59[7]	13 39 GND	<u>CN2-20</u> ) VSS			
J3-47   GND   CN1-4   VSS   V Centering   XR59/58     J3-50   VDDSAFE (+5V)   CN2-16   VDD   V	13-41 GND		V AutoCentering	XR57[1]	
Signature   Sign			H Centering	XR56	
Text Compression   XR55[2]   H AutoDoubling   XR55[5]   W Text Stretching   XR57[2]   W Text Stretching   XR57[2]   W Text Stretching   XR57[2]   W Text Stretching   XR57[4:3]   W Stretching   XR57[4:3]   W Stretching   XR57[5]   W Stretching   XR57[5]   W Stretching   XR57[6]   W Stretching   XR57[6]   W Stretching   XR57[6]   W Line Insertion Height   XR59[3:0]   W H/W Line Replication   XR59[7]   W H/W Line Replication   XR59[7	J3-47 GND		V Centering	XR59/58	
VDDSAFE (+5V)	(J3-50) GIVD	CN1-2 VSS	H Text Compression	XR55[2]	
V   Text Stretching   XR57[2]   V   Text Stretching   XR57[2]   V   Text Stretching   XR57[4-3]   V   Text Stretching   XR57[4-3]   V   Stretching   XR57[5]   V   Stretching   XR57[5]   V   Stretching   XR57[6]   V   Stretching   XR59[3-0]   V   H/W   Line   Replication   XR59[7]   V   H/W   Line   Replication   XR59[7]   Text Stretching   XR57[2]   V   Text Stretch	VDDSAFE (+5V)	CNO 14 MDD			
V Text Stretch Mode   XR57[4-3]   V Text Stretch Mode   XR57[4-3]   V Stretching   XR57[5]   V Stretching   XR57[5]   V Stretching Mode   XR57[6]   V Line Insertion Height   XR59[3-0]   V H/W Line Replication   XR59[7]   V H/W Line Replication   XR59[7]   V Text Stretch Mode   XR57[4-3]   V Stretching Mode   XR57[6]   V Line Insertion Height   XR59[3-0]   V H/W Line Replication   XR59[7]   V H/W Line Replication   XR59[7]   V H/W Line Replication   XR59[7]   V Text Stretch Mode   XR57[4-3]   V Stretching   XR57[6]   V Stretching Mode   XR57[6]   V Line Insertion Height   XR59[3-0]   V H/W Line Replication   XR59[7]   V H/W Line Replicat	<u></u>		V Text Stretching		
VEESAFE (±12 to ±45)	+12V SAFE	CN2-25 DISPOR	H V Text Stretch Mode		
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]			v Stretching		
CN2-22 VEE V Line Insertion Height (XR59[3-0]) V H/W Line Replication (XR59[7])	J3-3 VEESAFE (±12 to ±45	CN2-23 VEE	V Stretching Mode	XR57[6]	
V H/W Line Replication XK59[7] V Line Repl Height XR5A[3-0]					
v Line kepi Height :AKJA[3-U]:				1: AK39[ / ]	
			A Puie Kebi Lieidur	:[0-c]ACAA;	

65535 Interface - Sanyo LCM-6494-24NTK (640x480 Monochrome LCD DD Panel)






65535 Interface - Hitachi LMG5364XUFC (640x480 Monochrome LCD DD Panel)



DK65535				tions/Requirements
PCB		<u>Parameter</u>		Value Comment
Connector	G I CD4 5401 0407477	Panel Width	XR1C	7Fh (1024 / 8) – 1
J3-5 ENABKL n/c	Sanyo LCM-5491-24NAK	Panel Height	XR65/68	2FFh 768 - 1
Reserved n/c	Panel	Panel Type Clock Divide (CD)	XR51[1-0]	
J3-8  BLANK#/DE n/c	Connector	Shiftclk Div (SD)	XR50[6-4] XR51[3]	ļ
J3-7 GND		Gray/Color Levels	XR4F[2-0]	ļ
J3-6 GND	1	TFT Data Width	XR50[7]	
SHFCLK		STN Pixel Packing	XR53[5-4]	İ
13-13 CND	6 CL2	Frame Accel Ena	XR6F[1]	
13-14 I D (HS)	CT CT I		*	ļ
53-10 GND	4 CL1	Output Signal Timing	320 61 (61	<u>.</u>
13-11 FLM (VS)	1 FLM	Shift Clock Mask (SM) LP Delay Disable	XR2F[6]	
$\overline{\text{J3-11}}$ GND	I FLW	LP Delay (Hoomp disa)	VP2E/2D	ļ
		LP Delay (Heomp ena)	XR2F/2E	
J3-49 PNL23 n/c		LP Pulse Width	XR2F[3-0]	
12.49 PNL22 n/c		LP Polarity	XR54[6]	
12 46 PNL21 n/c		LP Blank	XR4F[7]	
J3-45 PNL20 n/c		LP Active during V	XR51[7]	
J3-43 PNL19 n/c		FLM Delay Disable	XR2F[7]	
13-42		FLM Delay	XR2C	
DNI 16		FLM Polarity	XR54[7]	
J3-39 PNL10 n/c		Blank#/DE Polarity	XR54[0]	
PNL15 (LD0)	( 15 ) I Po	Blank#/DE H-Only	XR54[1]	
J3-37 DNI 14 (LD1)	17 LD0	Blank#/DE CRT/FP	XR51[2]	
J3-36 PNL13 (LD2) PNL13 (LD2) PNL13 (LD2)	18 LD1 19 LD2	Alt Hsync Start (CR04)	XR19	
T2 22 PNLIZ (LD3)	20 LD3	Alt Hsync End (CR05)		
PNLII (LD4)	20 LD3 21 LD4	Alt H Total (CR00)	XR1B	
PNLIU (LDS)	$\frac{21}{22}$ LD5		XR65/64	
12 28 PNL9 (LD0)	23 LD6	Alt Vsync Start (CR10)		
J3-28 PNL8 (LD7)	24 LD7	Alt Vsync End (CR11)		
PNL7 (UD0)			XR55[6]	
J3-23 DNI 6 (UD1)	9 UD0	Alt Vsync Polarity	XR55[7]	
J3-24 DNI 5 (LID2)	10 UD1	Display Quality Recomn	endations	
J3-22 PNI 4 (LID3)	11 UD2	FRC	XR50[1-0]	
J3-21 DNI 2 (LIDA)	12 UD3	FRC Option 1	XR53[2]	
J3-19 PNL2 (UD5) PNL1 (UD6)	13 UD4 14 UD5	FRC Option 2	XR53[3]	
12 16 PNL1 (UD0)	14 OD3 15 UD6	FRC Option 3	XR53[6]	
33-10 PNL0 (UD7)	16 UD7	FRC Polynomial Dither	XR6E[7-0] XR50[3-2]	
	<u> </u>	Ditner	AKSU[3-2]	
J3-17 GND		M Phase Change	XR5E[7]	
$ \begin{array}{c c} \hline  J3-20 \\ \hline  J3-20 \\ \hline  GND \\ \hline  GND \end{array} $		M Phase Change Count	XR5E[6-0]	
J3-23 CNID		Compensation Typical S	ettings	
J3-20 CMD		H Compensation	XR55[0]	
J3-29 GNID		V Compensation	XR57[0]	
J3-32 CNID				
$\begin{array}{c c} \hline  J3-35 \\ \hline  J2-38 \\ \hline  GND \end{array}$			XR57[7]	
J3-38 GND GND	26 VSS1		XR55[1] XR57[1]	
13.44 GND	27 VSS1		XR56	
13.47 GND	$\frac{21}{5}$ vss2	V Centering	XR59/58	
$\overline{)3-50}$ GND	8 VSS2			
VDDSAFE (±5V)			XR55[2]	
J3-1 VDDSAFE(+3V)			XR55[5]	
+12V SAFE			XR57[2] XR57[4-3]	
J3-2 +12 V SAFE			XR57[5]	
VEESAFE (±12 to ±45	$\frac{1}{100} + \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}{100} = \frac{1}$		XR57[6]	
J3-3 VEESAFE (±12 to ±4.	28 VEE 29 VEE	V Line Insertion Height	XR59[3-0]	
	Z9 VEE	V H/W Line Replication	XR59[7]	
			XR5A[3-0]	

65535 Interface - Sanyo LCM-5491-24NAK (1024x768 LCD DD Panel)






65535 Interface - Epson A9071 (1024x768 LCD DD Panel)



Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Parameter   Para	DK65535		Programming Reco		tions	/ Requirements
Panel Width   Accessive   Panel Width   Accessive   Panel Right   Panel						
Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Panel   Pane				XR1C		
Panel   Connector   Connecto						/68 – 1
13-8   M. (ACDCLE)   n/c   19   M   GACDCLE   n/c   19   M   GACDCLE   Reserved n/c						
19	BLANK#/ DE n/c					
B.5-6   SHFCLK		M				
S. HFCLK   C. C. L.   STN Pixel Packing   X8.53[5-4]   Frame Accel Edax   X8.67[1]   Terame	J3-6 GND					
Praine Accel Ena	SHFCLK	(12)	STN Pixel Packing	XR53[5-4]		
33-10   GND	J3-13 CNID		Frame Accel Ena	XR6F[1]		
Sin Clock Mask (SM)   NR51[5]   Sin Clock Mask (SM)   NR51[5]   Sin Clock Mask (SM)   NR51[5]   Sin Clock Mask (SM)   NR2P[6]   Sin Clock Mask (SM)   NR2P[6]   Sin Clock Mask (SM)   NR2P[6]   Sin Clock Mask (SM)   NR2P[7]   Sin Clock Mask (SM)   NR2P[7	12 10 LP (HS)	21 CL1	Output Signal Timing		·····	***************************************
Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   Policy   P	TO GND	<u> </u>	Shift Clock Mask (SM)	XR51[5]		
Delay (Heomp disa)   KR2Fr/2D	I2 11 FLM (VS)	FLM	LP Delay Disable		:	
13.49   PNL22   n/c   13.46   PNL21   n/c   12.45   PNL21   n/c   13.46   PNL21   n/c   13.45   PNL19   n/c   13.46   PNL17   n/c   13.46   PNL17   n/c   13.47   PNL18   n/c   13.49   PNL16   n/c   13.49   PNL17   n/c   13.49   PNL16   n/c   13.49   PNL16   n/c   14.40   PNL17   n/c   13.49   PNL15   n/c   14.40   PNL17   n/c   14.40   PNL17   n/c   14.40   PNL17   n/c   14.40   PNL18   n/c		LP Delay (Hoomp disa)				
Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Sign	DNI 23		LP Delay (Hcomp ena)			
13-48	DNII 22				<u></u>	
13-45   PNL20	J3-48 DNI 21		LP Polarity	XR34[6]		
Fl.M Delay Disable   R2[7]   R3.43   PNL18   n/c   R3.44   PNL18   n/c   R1.M Delay   R22C   R1.M Delay   R22C   R1.M Polarity   R25(1)   R1.M Delay   R25(1)   R1.M Delay   R25(1)   R1.M Polarity   R25(1)   R1.M Delay   R25(1)    DNII 20						
Film Delay   RR2C   Film Delay   RR2C   Film Delay   RR54[7]   Rlank#/DE PNL15   (LD0)   Rlank#/DE POlarity   RR54[7]   Rlank#/DE Polarity   Rlank#/DE Po	$\rightarrow \frac{13 \cdot 3}{12 \cdot 42} \rightarrow \frac{PNL19}{n/c}$					
FLM Polarity   RX54[7]   RS4[7]   RS4	PNL18 n/c				 !	
Blank#/DE Polarity   R54 01   Blank#/DE Polarity   R54 11   Blan	PNL17					
33-37   PNL15 (LD0)						\$
33-34   PNL13 (LD2)	PNI 15 (LD0)					
13-36	J3-3/ DNI 14 (LD1)		Blank#/DE CRT/FP	XR51[2]	·····	
13-34   PNL12 (LD3)	J3-36 DNI 13 (LD2)		Alt Hsync Start (CR04)	XR19		
13-31			Alt Hsync End (CR05)			
33-30	12 21 PNLTT (LD4)		Alt H Total (CR00)			
33-28   PNL9 (LD6)	PNLIU (LD3)				ļ	
33-27   PNL8 (LD7)   17   DL7   Alt Vsync Polanity   XR55[6]     33-25   PNL6 (UD1)   2   DU1   Disolar Ouality   XR55[7]     33-24   PNL5 (UD2)   3   DU2   FRC   XR50[1-0]     33-21   PNL3 (UD3)   4   DU3   FRC Option 1   XR53[2]     33-19   PNL2 (UD5)   5   DU4   FRC Option 2   XR53[3]     33-18   PNL1 (UD6)   7   DU6   FRC Polynomial   XR60[7-0]     33-16   PNL0 (UD7)   8   DU7   Dither   XR50[3-2]     33-17   ORD   M Phase Change   XR56[7-0]     33-20   GND   M Phase Change   XR56[7-0]     33-23   GND   M Phase Change   XR56[6-0]     33-23   GND   M Phase Change   XR55[0]     33-32   GND   GND   GOMPONIAN   12 29 FIVL9 (LD0)	16 DL6	Alt Vsync Start (CR10)		ļ		
J3-25			Alt Vsync End (CKII)			
13-24	PNI 7 (UD0)	77.70	Alt Vsync Polarity	XR55[7]		
13-24	J3-23 DNI 6 (LID1)			· · · · · · · · · · · · · · · · · · ·		
13-21   PNL3 (UD4)   5   DU4   FRC Option 1   XR53[2]   TRC Option 2   XR53[3]   TRC Option 3   XR53[6]   FRC Option 4   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 3   XR53[6]   FRC Option 4   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 2   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 2   XR53[6]   FRC Option 2   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 2   XR53[6]   FRC Option 3   XR53[6]   FRC Option 4   XR53[6]   FRC Option 4   XR53[6]   FRC Option 5   XR53[6]   FRC Option 5   XR53[6]   FRC Option 5   XR53[6]   FRC Option 5	73-24 PNL5 (UD2)		Display Quality Recomn	nendations	<b></b>	
13-18	12 21 PNL4 (UD3)					
13-18	12 10 PNL3 (UD4)		ERC Option 2	XR53[2]		
13-16	72 19 PNL2 (UD3)		FRC Option 3			
Dither   Street   S	12 16 PNLI (UD0)		FRC Polynomial		<u> </u>	
J3-20   GND   M Phase Change Count   XR5E[6-0]     J3-23   GND   Compensation Typical Settings     J3-26   GND   H Compensation   XR55[0]     J3-29   GND   V Compensation   XR57[0]     J3-32   GND   Fast Centering Disable   XR57[7]     J3-38   GND   H AutoCentering   XR55[1]     J3-41   GND   9   VSS1   H Centering   XR56[1]     J3-47   GND   18   VSS1   V Centering   XR59[5]     J3-50   VDDSAFE (+5V)   24   VDD   H AutoDoubling   XR57[2]     J3-1   VDDSAFE (+5V)   24   VDD   H AutoDoubling   XR57[2]     J3-2   +12V SAFE   26   VO   V Stretching   XR57[5]     J3-3   VEESAFE (±12 to ±45)   +29V   25   VLCD   V H/W Line Replication   XR59[7]	J3-15 PINEO (OD/)		Dither	XR50[3-2]		· · · · · · · · · · · · · · · · · · ·
J3-20   GND   M Phase Change Count   XR5E[6-0]     J3-23   GND   Compensation Typical Settings     J3-26   GND   H Compensation   XR55[0]     J3-29   GND   V Compensation   XR57[0]     J3-32   GND   Fast Centering Disable   XR57[7]     J3-38   GND   H AutoCentering   XR55[1]     J3-41   GND   9   VSS1   H Centering   XR56[1]     J3-47   GND   18   VSS1   V Centering   XR59[5]     J3-50   VDDSAFE (+5V)   24   VDD   H AutoDoubling   XR57[2]     J3-1   VDDSAFE (+5V)   24   VDD   H AutoDoubling   XR57[2]     J3-2   +12V SAFE   26   VO   V Stretching   XR57[5]     J3-3   VEESAFE (±12 to ±45)   +29V   25   VLCD   V H/W Line Replication   XR59[7]	GND		M Dhace Change	YRSE(7)	ļ	
13-20   GND   Compensation Typical Settings   H Compensation   XR55[0]   V Compensation   XR57[0]   V Compensation   XR57[1]	J3-1/ GND		M Phase Change Count	XR5E[6-0]		• • • • • • • • • • • • • • • • • • • •
13-26   GND   GND   V Compensation   XR55[0]   V Compensation   XR57[0]   XR57[1]	12 22 GND					
J3-29   GND   J3-32   GND   Fast Centering Disable   XR57[7]   H AutoCentering   XR55[1]   V AutoCentering   XR57[1]   XR57[	12.26 UND		Compensation Typical	Settings	<u>.</u>	
Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign   Sign	13 20 GND		V Compensation			: 
Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Sign	13-32 OND			]	<u> </u>	
33-34   GND	13 35 UND					
Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Signature   Sign	J3-38 GND				<u>.</u>	
13-44   GND	J3-41 GND	Vec1				
33-50   GND   23   VSS1   H Text Compression   XR55[2]   H AutoDoubling   XR55[5]   V Text Stretching   XR57[2]   V Text Stretching   XR57[4-3]   V Text Stretching   XR57[4-3]   V Stretching   XR57[5]   V Stretching   XR57[6]   V Line Insertion Height   XR59[3-0]   V H/W Line Replication   XR59[7]    J3-44 GNID				ļ		
H lext Compression   AR53[2]     J3-1				· · · · · · · · · · · · · · · · · · ·	į į	
V Text Stretching   XR57[2]   V Text Stretching   XR57[2]   V Text Stretching   XR57[4-3]			H Text Compression		<u></u>	
V Text Stretching   XR57[4-3]     V Text Stretch Mode   XR57[4-3]     V Stretching   XR57[5]     V Stretching   XR57[5]     V Stretching   XR57[6]     V Stretching   XR57[6]     V Stretching   XR57[6]     V Stretching   XR57[6]     V Line Insertion Height   XR59[3-0]     V H/W Line Replication   XR59[7]	J3-1 VDDSAFE (+5V)		H AutoDoubling		ļ	
J3-2		<del></del>				
VEESAFE (±12 to ±45) +29V 25 VLCD VStretching Mode XR57[6] V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	+12V SAFE	- $(26)$ vo				
VEESAFE (±12 to ±45) +29V 25 VLCD V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	<del></del>		V Stretching Mode	XR57[6]		
V H/W Line Replication (XR)9[7]	VEESAFE (±12 to ±45)	+29V 25 VICD	V Line Insertion Height	XR59[3-0]	1	
V Line Repl Height :XR5A[3-0]:		<u> </u>		XR59[7]		
			V Line Kepl Height	:XK5A[3-0]	<u> </u>	<u> </u>

65535 Interface - Hitachi LMG9060ZZFC (1024x768 LCD DD Panel)





65535 Interface - Hitachi LMG9100ZZFC (1280x1024 LCD DD Panel)




DK65535		
PCB		TT
Connector	ENIADUI	Hitachi TM26D50VC2AA
J3-5	ENABKL n/c Reserved n/c	Panel
J3-4	BLANK#/DE n/c	Connector
J3-8	M (ACDCLV)	15 DTMG
J3-7	GND n/c	
		16 GND
[J3-13]	SHFCLK	21 DCLK
J3-14 }	GND	20 GND
$\overline{J3-10}$	LP (HS)	$\frac{20}{19}$ HSYNC
J3-9 }-	GND	25 GND
J3-11 }-	FLM (VS)	———— VSYNC
J3-12	GND	18 GND
	PNL23	
J3-49	DNI 22	
J3-48	DNII 21	
J3-46	DNI 20	
J3-45	DNI 10	
J3-43	DNII 19	
J3-42	PNL17 n/c	
$\begin{cases} J3-40 \\ J3-39 \end{cases}$	PNL16 n/c	
<u> </u>		
J3-37	PNL15 n/c	
J3-36	_PNL14 (R4)	R3
J3-34 )-	PNL13 (R3)	$\frac{1}{3}$ R2
J3-33 )-	PNL12 (R2) PNL11 (R1)	4 R1
J3-31 )-	DNII 10 (DO) II/C	$\sim$ 5 R0
J3-30 )-	PNL9 (G4) n/c	
( <u>J3-28</u> )-	PNL8 (G3)	- 6 G3
	11120 (03)	7 G2
( 10.05	PNL7 (G2)	
J3-25	PNI 6 (C1)	$ \xrightarrow{8}$ $\xrightarrow{G1}$
J3-24 J3-22	PNL5 (G0) n/c	
J3-22	PNL4 (B4)	D2
J3-19	PNL3 (B3)	$\begin{array}{c} 10 \\ 11 \\ \end{array} \begin{array}{c} B3 \\ B2 \\ \end{array}$
J3-18 }-	PNL2 (B2)	12 $12$ $12$ $13$ $13$ $14$ $15$ $15$ $15$ $15$ $15$ $15$ $15$ $15$
J3-16 )-	PNL1 (B1) n/c	$\frac{12}{13}$ B0
J3-15	PNLO (B0) n/c	
	GND	
J3-17	GND	n/c — 30 VR1
J3-20	GND	$n/c$ $\longrightarrow$ $31$ $\longrightarrow$ $VR2$
J3-23 -	GND Î	n/c — $32$ VR3
J3-26	GND	
J3-29 J3-32	GND	
J3-32 J3-35	GND	
J3-38	GND	29 DOTE
J3-41 }-	GND	14 HREV
J3-44 )-	GND	THE V
13.47	GND	
J3-50	GND I	
	VDDSAFE (+5V)	
<u>J3-1</u>	V D D SATE (TS V)	23 VDD
	. 101/ 0 4 55	24 VDD
J3-2	+12V SAFE n/c	$-\frac{28}{}$ BLC
		- 26 VEE
J3-3 )-	VEESAFE (±12 to ±45) -2	$\frac{4V}{27}$ VEE VEE
<u></u>		- Li VEE

n . n		4.	/5
Programming Rec	ommenda	tions	/ Requirements
<u>Parameter</u>	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) – 1
Panel Height	XR65/68	1DFh	480 – 1
Panel Type	XR51[1-0]	00	<u> </u>
Clock Divide (CD)	XR50[6-4]	000	÷
Shiftclk Div (SD)	XR51[3]	0	<b>*</b>
Gray/Color Levels	XR4F[2-0]		
TFT Data Width	XR50[7]	0	n/a
STN Pixel Packing	XR53[5-4]		
Frame Accel Ena			n/a
Frame Accel Ena	XR6F[1]	0	Disabled
Output Signal Timing	·	÷	
Shift Clock Mask (SM)	XR51[5]	0	i
LP Delay Disable			ļ
LF Delay Disable	XR2F[6]	0	; ;
LP Delay (Hoomp disa)	XR2F/2D	04Fh	
LP Delay (Hcomp ena)	XR2F/2E	04Fh	
LP Pulse Width	XR2F[3-0]	0Fh	
LP Polarity	XR54[6]	1	••••••••••••••••••••••••••••••••••••••
LP Blank	XR4F[7]	0	
LP Active during V	XR51[7]	1	
FLM Delay Disable	XR2F[7]	Ô	·
FLM Delay Disable			
FLM Delay	XR2C	04h	
FLM Polarity	XR54[7]	1	
Blank#/DE Polarity	XR54[0]	1	
Blank#/DE H-Only	XR54[1]	1	***************************************
Blank#/DE CRT/FP	XR51[2]	1	••••
Alt Hsync Start (CR04)	XR19	56h	
Alt Hsvnc End (CR05)	XR1A	13h	*****************************
Alt H Total (CR00)	XR1B	5Fh	·····
Alt V Total (CR06)	XR65/64	201h	· · · · · · · · · · · · · · · · · · ·
Alt Varma Start (CD10)			
Alt Vsync Start (CR10)	XR65/66	1DFh	
Alt Vsync End (CR11)	XR67[3-0]	5h	•••••
Alt Hsync Polarity	XR55[6]	1	
Alt Vsync Polarity	XR55[7]	1	
D: 1 0 1 1			·····
Display Quality Recomn	iendations		
FRC	XR50[1-0]	10	
FRC Option 1	XR53[2]	1	Set to 1
FRC Option 2	XR53[3]	1	Set to 1
FRC Option 3	XR53[6]	0	••••••••••••
FRC Polynomial	XR6E[7-0]		n/a
Dither	XR50[3-2]	Λ1	11/ G
Dittici	VK20[2-5]	01	
M Phase Change	XR5E[7]		n/a
M Phase Change Count	XR5E[6-0]		n/a
W Thuse Change Count	AKSE[0-0]		11/4
Compensation Typical S	ettings		
H Compensation	XR55[0]	1	
V Compensation	XR57[0]	i	•
V Compensation	VK21[0]		
Fast Centering Disable	XR57[7]	0	***************************************
	XR55[1]	0	••••••
H AutoCentering			
V AutoCentering	XR57[1]	0	•••••
H Centering	XR56	00h	·
V Centering	XR59/58	000h	
H Text Compression	VDSSIN	1	
H Text Compression	XR55[2]	<del>.</del> .	
H AutoDoubling	XR55[5]	1	
V Text Stretching	XR57[2]	1	
V Text Stretch Mode	XR57[4-3]	11	
V Stretching	XR57[5]	0	******************************
V Stretching Mode	XR57[6]	0	
V Line Insertion Height	XR59[3-0]	0Fh	•••••
	XR59[7]	0	
* 11/11 Line Replication	XR5A[3-0]	0	
V Line Repl Height			

65535 Interface - Hitachi TM26D50VC2AA (640x480 512-Color TFT LCD Panel)





<b>Programming Reco</b>	mmenda	tions	Requirements
Parameter	Register	Value	Comment
Panel Width	XR1C	4Eh	(640 / 8) – 1
Panel Height	XR65/68	11006	480 – 1
			400 - 1
Panel Type	XR51[1-0]	00	
Clock Divide (CD)	XR50[6-4]	000	
Shiftelk Div (SD)	XR51[3]	0	
Gray/Color Levels	XR4F[2-0]	100	
TFT Data Width	XR50[7]		n/a
OTN D' 1 D 1	XR53[5-4]		
STN Pixel Packing	AK33[3-4]		n/a
Frame Accel Ena	XR6F[1]	0	Disabled
0.4.46		ļ	
Output Signal Timing	AM 51.551		
Shift Clock Mask (SM)	XR51[5]	0	
LP Delay Disable	XR2F[6]	0	, , ,
LP Delay (Hcomp disa)	XR2F/2D	04Fh	
LP Delay (Hcomp ena)	XR2F/2E	04Fh	
LP Pulse Width	XR2F[3-0]	0Fh	************************
LP Polarity	XR54[6]	1	
LP FOIAITY		0	
LP Blank	XR4F[7]		
LP Active during V	XR51[7]	1	
FLM Delay Disable	XR2F[7]	0	
FLM Delay	XR2C	04h	
FLM Polarity	XR54[7]	1	
	XR54[0]	i	
Blank#/DE Polarity	XXX4[0]		
Blank#/DE H-Only	XR54[1]	1	
Blank#/DE CRT/FP	XR51[2]	1	
Alt Hsync Start (CR04)	XR19	56h	i : {
Alt Hsync End (CR05)	XR1A	13h	
Alt H Total (CR00)	XR1B	5Fh	
Alt V Total (CR06)	XR65/64	201h	
Alt Vsync Start (CR10)	XR65/66	1DFh	
All Vsylic Staff (CR10)			ļ
Alt Vsync End (CR11)	XR67[3-0]	5h	
Alt Hsync Polarity	XR55[6]	1	
Alt Vsync Polarity	XR55[7]	1	
51 I O 15 B		ļ	ļ
Display Quality Recomn		ļ <u>.</u>	
FRC	XR50[1-0]		<u>.</u>
FRC Option 1 FRC Option 2	XR53[2]	1	Set to 1
FRC Option 2	XR53[3]	1	Set to 1
FRC Option 3 FRC Polynomial	XR53[6]	0	).T.T.T.1.1/1T
EDC Delemental	XR6E[7-0]		n/a
	AROE[/-U]		:11/a
Dither	XR50[3-2]		
V. D. C.		01	
	VDCDITI	UI	_/_
M Phase Change	XR5E[7]		n/a
M Phase Change M Phase Change Count	XR5E[7] XR5E[6-0]		n/a n/a
M Phase Change Count	XR5E[6-0]		
M Phase Change Count  Compensation Typical:	XR5E[6-0] Settings		
M Phase Change Count  Compensation Typical  H Compensation	XR5E[6-0] Settings XR55[0]	1	
M Phase Change Count  Compensation Typical:	XR5E[6-0] Settings XR55[0]		
M Phase Change Count  Compensation Typical  H Compensation  V Compensation	XR5E[6-0] Settings XR55[0] XR57[0]	1 1	
M Phase Change Count  Compensation Typical  H Compensation	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7]	1	
M Phase Change Count  Compensation Typical  H Compensation  V Compensation  Fast Centering Disable	XR5E[6-0] Settings XR55[0] XR57[0]	1 1	
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7] XR55[1]	1 1	
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7] XR55[1] XR55[1]	1 1 0 0	
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR55[1]  XR57[1]	1 1 0 0 0 0	n/a
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7] XR55[1] XR55[1]	1 1 0 0	n/a
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7] XR55[1] XR57[1] XR57[1] XR56 XR59/58	1 1 0 0 0 00h	n/a
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression	XR5E[6-0] Settings XR55[0] XR57[0] XR57[7] XR55[1] XR57[1] XR57[1] XR56 XR59/58 XR55[2]	1 1 0 0 0 00h 000h	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression H AutoDoubling	XR5E[6-0] Settings XR55[0] XR55[0] XR57[7] XR55[1] XR57[1] XR56 XR59/58 XR55[2] XR55[5]	1 1 0 0 0 00h 000h	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression H AutoDoubling V Text Stretching	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR57[1]  XR56  XR59/58  XR55[2]  XR55[5]  XR57[2]	1 0 0 0 000h 000h	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression H AutoDoubling V Text Stretching	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR57[1]  XR56  XR59/58  XR55[2]  XR55[5]  XR57[2]	1 0 0 0 000h 000h	n/a
M Phase Change Count Compensation Typical H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression H AutoDoubling V Text Stretching V Text Stretch Mode	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR57[1]  XR56  XR59/58  XR55[2]  XR55[5]  XR57[2]  XR57[4-3]	1 1 0 0 000h 000h 1 1 1	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering H Text Compression H AutoDoubling V Text Stretching V Text Stretch Mode V Stretching	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR55[1]  XR56  XR59/58  XR55[2]  XR55[2]  XR57[2]  XR57[2]  XR57[6-3]	1 1 0 0 000h 000h 1 1 1 1	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering V Centering V Text Compression H AutoDoubling V Text Stretching V Text Stretching V Stretching V Stretching N Stretching V Stretching	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR56  XR59/58  XR55[2]  XR55[2]  XR57[2]  XR57[4-3]  XR57[6]	1 0 0 0 00h 000h 1 1 1 1 10 0	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering V Text Compression H AutoDoubling V Text Stretching V Text Stretching V Text Stretch Mode V Stretching V Stretching V Stretching Mode V Line Insertion Height	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR56  XR59[58  XR55[2]  XR55[2]  XR57[2]  XR57[2]  XR57[6]  XR57[6]  XR57[6]	1 0 0 0 00h 000h 1 1 1 1 0 0	n/a
M Phase Change Count Compensation Typical: H Compensation V Compensation V Compensation Fast Centering Disable H AutoCentering V AutoCentering H Centering V Centering V Centering V Text Compression H AutoDoubling V Text Stretching V Text Stretching V Stretching V Stretching N Stretching V Stretching	XR5E[6-0]  Settings  XR55[0]  XR57[0]  XR57[7]  XR55[1]  XR56  XR59[58  XR55[2]  XR55[2]  XR57[2]  XR57[2]  XR57[6]  XR57[6]  XR57[6]	1 0 0 0 00h 000h 1 1 1 1 10 0	n/a

65535 Interface - Sharp LQ9D011 (640x480 512-Color TFT LCD Panel)



DK65535		
PCB Connector		Toshiba LTM-09C015-1
	ENABKL n/o	Panel
$\left\{\begin{array}{c} J3-5 \\ J3-4 \end{array}\right\}$	Reserved n/c	Connector
J3-8	BLANK#/DE	CN2-7 ENAB
J3-7	M (ACDCLK) n/c	CINE 7 ENAB
J3-6	GND ""	CN1-8 GND
	SHFCLK	
J3-13 -	GND	CN1-1 NCLK
$\begin{cases} J3-14 \\ J3-10 \end{cases}$	LP (HS) n/c	CN1-2 GND
J3-10 J3-9	GND	CN1-6 GND
J3-11 }-	FLM (VS) n/c	CONTO CIND
J3-12	GND "	CN1-12 GND
	PNL23	
J3-49	DNIL 22	
J3-48 J3-46	PNL21 n/c	
J3-45	PNL20 n/c	
J3-43 }-	PNL19 n/c	
J3-42 )-	PNL18 n/c	
J3-40	PNI 16	
	n/c	
J3-37	PNL15 n/c	
J3-36	PNL14 (R4)	CN1-7 R2
J3-34 }-	PNL13 (R3)	CN1-5 R1
J3-33	PNL12 (R2) PNL11 (R1)	CN1-3 R0
J3-31 )-	DNIL 10 (PO) n/c	
J3-30 }-	PNL9 (G4) n/c	
J3-28 -	PNL8 (G3)	CN1-13 G2
		<u>CN1-11</u> ) G1
J3-25 )-	PNL7 (G2)	CN1-9 G0
13-24	PNL6 (G1) n/c	CIVI 9
J3-22 )-	PNL5 (G0) n/c PNL4 (B4)	
J3-21 )-	PNL3 (B3)	CN2-5 B2
J3-19 -	PNL2 (B2)	CN2-3 B1
$\frac{J3-18}{J3-16}$	PNL1 (B1) n/c	CN2-1 B0
J3-16 J3-15	PNL0 (B0) n/c	
<u> </u>	GND GND	n/c — CN1-15 NC
J3-20	GND	
<u> </u>	GND	CN2-8 GND
$\begin{cases} J3-26 \\ J3-29 \end{cases}$	GND	CN2-6 GND
13,32	GND I	<u>CN1-14</u> GND
[13-35]	GND	<u> </u>
	GND GND	CN1-10 GND
<del>- 13-41</del>	GND I	$\overline{\text{CN1-4}}$ GND
<u> </u>	GND	CONS.
	GND	<u>CN2-4</u> GND CN2-2 GND
		CINZ-Z GIND
J3-1	VDDSAFE (+5V)	CN2-9 VDD
	+12V SAFE	<u>CN2-10</u> ) VDD
13-2		- n/c
J3-3	VEESAFE (±12 to ±45)	- π/c
<u> </u>	·	

Programming Recommendations / Requirements						
Parameter	Register	Value	Comment			
Panel Width	XR1C	4Fh	(640 / 8) – 1			
Panel Height	XR65/68	1DFh	480 – 1			
Panel Type	XR51[1-0]		400 - 1			
Clash District (CD)						
Clock Divide (CD)	XR50[6-4]		<u>;</u>			
Shiftclk Div (SD)	XR51[3]	0	• • • • • • • • • • • • • • • • • • •			
Gray/Color Levels	XR4F[2-0]					
TFT Data Width	XR50[7]	0	n/a			
STN Pixel Packing	XR53[5-4]	00	n/a			
Frame Accel Ena	XR6F[1]	0	Disabled			
- 2			<u> </u>			
Output Signal Timing		<u>.</u>				
Shift Clock Mask (SM)	XR51[5]	0				
LP Delay Disable	XR2F[6]	0	,			
LP Delay (Hoomp disa)	XR2F/2D	04Fh	·			
LP Delay (Hoomp ena) LP Pulse Width	XR2F/2E	04Fh				
LP Pulse Width	XR2F[3-0]					
LP Polarity	XR54[6]	1				
LP Blank	XR4F[7]	0				
I D A sting degree V	AN4F[/]					
LP Active during V	XR51[7]	1				
FLM Delay Disable	XR2F[7]	0				
FLM Delay	XR2C	04h				
FLM Polarity	XR54[7]	1				
Blank#/DE Polarity	XR54[0]	1				
Blank#/DE H-Only	XR54[1]	0	Reqd for this panel			
Blank#/DE CRT/FP	XR51[2]	1	<b>x</b>			
Alt Hsync Start (CR04)	XR19	56h				
Alt Hsync End (CR05)	XR1A	13h				
Alt H Total (CR00)	XR1B	5Fh				
Alt V Total (CR06)	XR65/64	201h	•			
Alt Vsync Start (CR10)	XR65/66	1DFh				
Alt Vsync End (CR11)	XR67[3-0]	5h				
Alt II						
Alt Hsync Polarity	XR55[6]	1	·····			
Alt Vsync Polarity	XR55[7]	1				
Display Quality Recomm	nandations					
FRC		10				
	XR50[1-0]	10				
FRC Option 1	XR53[2]	1	Set to 1			
FRC Option 2 FRC Option 3 FRC Polynomial	XR53[3]	1	Set to 1			
FRC Option 3	XR53[6]	0				
FRC Polynomial	XR6E[7-0]		n/a			
Dither	XR50[3-2]	01	***************************************			
v v · · · · · · · · · · · · · · · · · ·						
M Phase Change	XR5E[7]		n/a			
M Phase Change Count	XR5E[6-0]		n/a			
Compensation Typical S	settings					
H Compensation	XR55[0]	1				
V Compensation	XR57[0]	1				
	<u>}</u>					
Fast Centering Disable	XR57[7]	0				
H AutoCentering	XR55[1]	0	]			
V AutoCentering	XR57[1]	0				
H Centering	XR56	00h				
V Centering	XR59/58	000h	••••••			
H Text Compression	XR55[2]	1				
H AutoDoubling	XR55[5]	1				
V Text Stretching	XR57[2]	1				
V Text Stretch Mode	XR57[4-3]	11				
V Stretching	XR57[5]	0				
V Stretching Mode	XR57[6]	0				
V I ine Insertion Unicht			······			
V Line Insertion Height	XR59[3-0]	0Fh				
V H/W Line Replication		0 ;				
V Line Repl Height	XR5A[3-0]	0				

65535 Interface - Toshiba LTM-09C015-1 (640x480 512-Color TFT LCD Panel)



J		
DK65535		Programming Re
PCB		Parameter Parameter
Connector	Sharp LQ10D311	Panel Width
J3-5 ENABKL n/c	Panel	Panel Height
Reserved n/c	Connector	Panel Type
BLANK#/DE	CN2-5 ENAB	Clock Divide (CD) Shiftelk Div (SD)
M (ACDCLA) n/c		Gray/Color Levels
$\overline{\text{J3-6}}$ GND	——————————————————————————————————————	TFT Data Width
CHECI K		STN Pixel Packing
J3-13 SHFCLK GND	CN1-1 CK	Frame Accel Ena
J3-14 I D (HS)	CN1-2 GND	
J3-10 CND	CN1-3 HSYNC	Output Signal Timing
J3-9 FIM (VS)	$\begin{array}{c}$	Shift Clock Mask (SM LP Delay Disable
J3-11 GND GND	CN1-4 V31NC	LP Delay (Hoomp disa)
	CHI-12 GIAD	LP Delay (Hoomp ena)
J3-49 PNL23 n/c		LP Pulse Width
PNL22 n/c		LP Polarity
12.46 PNL21 n/c		LP Blank
J3-40 PNL20 n/c PNL19 n/c		LP Active during V
J3-43 DNII 18		FLM Delay Disable
DNI 17	CONT. TO DE	FLM Delay
J3-40 DNII 16	CN1-7 R5 CN1-6 R4	FLM Polarity
J3-39 PNL16	<u>CNI-6</u> R4	Blank#/DE Polarity Blank#/DE H-Only
J3-37 PNL15	CN1-5 R3	Blank#/DE CRT/FP
13 36 PNL14	- $CN3-3$ $R2$	
T2 24 PINLIS	CN3-2 R1	Alt Hsync Start (CR04
12 22 PNL12	CN3-1 R0	Alt Hsync End (CR05) Alt H Total (CR00)
J3-33 PNL11 PNL10	CN1-11 G5	Alt H Total (CR00) Alt V Total (CR06)
J3-30 DNI Q	<u>CN1-10</u> G4	Alt Vsync Start (CR10
J3-28 DNI 8	<u>CN1-9</u> G3	Alt Vsync End (CR11)
J3-27 FINES	$\frac{\text{CN3-7}}{\text{CN3-7}}$ G2	Alt Hsync Polarity
PNL7	CN3-6 G1	Alt Vsync Polarity
13-25 PNL6	CN3-6 G1 CN3-5 G0	Display Quality Recon
13 22 PINLS	CN1-15 B5	FRC
I2 21 PNL4	CN1-14 B4	FRC Option 1
I2 10 PNL3	CN1-13 B3	FRC Option 2
J3-18 PNL2 PNL1	CN3-11 B2	FRC Option 3
J3-10 DNI 0	CN3-10 B1	FRC Polynomial
J3-15 PNLO	—(CN3-9) B0	Dither
GND GND	GONO 14 TET	M Phase Change
J3-1/ GND	$\frac{1}{1}$ c — $\frac{CN3-14}{CN3-13}$ TST	M Phase Change Cour
13 23 GND	/c — CN3-12 TST	
12 26 UND	$\frac{1}{C}$ $\frac{CN2-6}{C}$ TST	Compensation Typica
I3 20 GND		H Compensation V Compensation
[3,32] OND		
J3-35 GND GND		Fast Centering Disabl
13-38 GND		H AutoCentering
J3-41 GND	CNI2 9 CNID	V AutoCentering
J3-44 GND GND	<u>CN3-8</u> GND CN3-4 GND	H Centering V Centering
$\frac{13-47}{\text{J3-50}}$ GND	CN2-3 GND	
	<u> </u>	H Text Compression
VDDSAFE (+5V)	CN2-1 VCC	H AutoDoubling
- 12V SAFE	CN2-2 VCC	V Text Stretching V Text Stretch Mode
13-2 +12V SAFE n/c		V Stretching
VEESAFE (±12 to ±45) n/c		V Stretching Mode
J3-3 VEESATE (112 to 145) n/c		V Line Insertion Heig
		V H/W Line Replication
		V Line Repl Height

Programming Recommendations / Requirements						
Parameter	Register	Value	Comment			
Panel Width	XR1C	4Fh	(640 / 8) – 1			
Panel Height	XR65/68		480 – 1			
	XR51[1-0]	IDIII	700 – 1			
Panel Type		<u> </u>				
Clock Divide (CD)	XR50[6-4]					
Shiftelk Div (SD)	XR51[3]					
Gray/Color Levels	XR4F[2-0]	<u>.</u>				
TFT Data Width	XR50[7]					
STN Pixel Packing	XR53[5-4]		i.			
Frame Accel Ena	XR6F[1]					
Traine Proof Land						
Output Signal Timing						
Shift Clock Mask (SM)	XR51[5]		· · · · · · · · · · · · · · · · · · ·			
LP Delay Disable	XR2F[6]					
LP Delay (Hcomp disa)	XR2F/2D					
LP Delay (Heomp ena)	XR2F/2E	·				
T D Delay (Heolific ena)		ļ				
LP Pulse Width	XR2F[3-0]	<u> </u>				
LP Polarity	XR54[6]					
LP Blank	XR4F[7]		, , , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
LP Active during V	XR51[7]					
FLM Delay Disable	XR2F[7]	1				
FLM Delay	XR2C		:			
FLM Polarity	XR54[7]	÷	<u></u> ;			
DI LUMP D.L.						
Blank#/DE Polarity	XR54[0]		<u>;</u>			
Blank#/DE H-Only	XR54[1]		·			
Blank#/DE CRT/FP	XR51[2]	<u>]</u>	<u> </u>			
2000	*m**		ļ			
Alt Hsync Start (CR04)	XR19		ļ			
Alt Hsync End (CR05)	XR1A		<u>;</u>			
Alt H Total (CR00)	XR1B	-				
Alt V Total (CR06)	XR65/64					
Alt Vsync Start (CR10)	XR65/66					
Alt Vsync End (CR11)	XR67[3-0]	·				
Alt Harma Dolomiter		<u>.</u>	<u> </u>			
Alt Hsync Polarity	XR55[6]		<b></b>			
Alt Vsync Polarity	XR55[7]		<u> </u>			
Display Quality Recomm	nandations					
	VD COLL O	·				
FRC	XR50[1-0]	ا	<b></b>			
FRC Option 1	XR53[2]		<b></b>			
FRC Option 2	XR53[3]					
FRC Option 3	XR53[6]	<u>. j </u>				
FRC Option 3 FRC Polynomial	XR6E[7-0	<b> </b>				
Dither	XR50[3-2		:			
	· · · · · · · · · · · · · · · · · · ·	·	d			
M Phase Change	XR5E[7]					
M Phase Change Count	XR5E[6-0	:				
Compensation Typical	Settings					
H Compensation	XR55[0]	1	:			
V Compensation	XR57[0]		· · · · · · · · · · · · · · · · · · ·			
- Componsation	1227 ([0]	· <del>:</del> ······	. <del></del>			
Fast Centering Disable	XR57[7]		:			
H AutoCentering	XR55[1]					
V AutoCentering	XR57[1]	·				
	XR56	·· <del>[</del> ·······	÷			
H Centering			·			
V Centering	XR59/58					
H Text Compression	XR55[2]	· † · · · · · · ·	· ····································			
			÷			
H AutoDoubling	XR55[5]					
V Text Stretching	XR57[2]		<u>.</u>			
V Text Stretch Mode	XR57[4-3	J	<u> </u>			
V Stretching	XR57[5]					
V Stretching Mode	XR57[6]	1				
V Line Insertion Height		1				
	,					
VIIAVI inc Parliant	VDSOLZI	:	1			
V H/W Line Replication V Line Repl Height	XR59[7] XR5A[3-0	a				

65535 Interface - Sharp LQ10D311 (640x480 256K-Color TFT LCD Panel)

197



DK65535	Programming Recommendations / Requirements
PCB	Parameter Register Value Comment
Connector	Panel Width XR1C 4Fh (640 / 8) - 1
I3-5 ENABKL n/c	Panel Height XR65/68 1DFh 480 - 1
Reserved n/c	Panel Type XR51[1-0]
BLANK#/DE n/c	Clock Divide (CD) XR50[6-4]
M (ACDCLK) n/c Sharp LM64C031	Shiftclk Div (SD) XR51[3]
J3-6 GND Panel	Gray/Color Levels XR4F[2-0]
Connector	TFT Data Width XR50[7]
J3-13 SHFCLK (SCL) 3 XCKL	STN Pixel Packing XR53[5-4]
Ta 14 GND	Frame Accel Ena XR6F[1]
13 10 LP (HS) 1 D	Output Signal Timing
IZ O GND	Shift Clock Mask (SM) XR51[5]
T3 11 FLM (VS)	LP Delay Disable XR2F[6]
$\frac{JJ-11}{JJ-12}$ GND	LP Delay (Hcomp disa) XR2F/2D
	LP Delay (Hoomp ena) XR2F/2E
J3-49 PNL23 n/c	LP Pulse Width XR2F[3-0]
13 48 PNL22 n/c	LP Polarity XR54[6]
13-46 PNL21 n/c	LP Blank XR4F[7]
12.45 PNL2U n/a	LP Active during V XR51[7]
12.42 PNL19 n/c	FLM Delay Disable XR2F[7]
12.42 PNL18 n/c	FLM Delay XR2C XR2C
12 40 PNL1/ n/c	FLM Polarity XR54[7]
J3-39 PNL16 n/c	Blank#/DE Polarity XR54[0]
DAIL 15	Blank#/DE H-Only XR54[1]
J3-37 PNL15 n/c	Blank#/DE CRT/FP XR51[2]
13-36 PNL14 n/c PNL13	
J3-34 PNL12 n/c	Alt Hsync Start (CR04) XR19
J3-33 DNI 11	Alt Hsync End (CR05) XR1A
J3-31 DNII 10 II/C	Alt H Total (CR00) XR1B
J3-30 DNI 0	Alt V Total (CR06) XR65/64
DNI 8 (SCH) IVC	Alt Vsync Start (CR10) XR65/66
	Alt Vsync End (CR11) XR67[3-0] Alt Hsync Polarity XR55[6]
PNL7 (B5)	Alt Hsync Polarity XR55[6] Alt Vsync Polarity XR55[7]
J3-23 PNI 6 (R5 )	
J3-24 DNI 5 (C4 )	Display Quality Recommendations
13-22 PNI 4 (B3 )	FRC XR50[1-0]
J3-21 PNL3 (R3) 14 D4	FRC Option 1 XR53[2]
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	FRC Option 2 XR53[3]
J3-18 PNI 1 (B1 ) 12 D2	FRC Option 3 XR53[6]
$ \begin{array}{c ccccc} \hline  J3-16 & \hline  PNL0 & (R1) & \hline  11 & D1 \\ \hline  D0 & D0 \end{array} $	FRC Polynomial XR6E[7-0]
J3-15 T100 (K1) D0	Dither XR50[3-2]
J3-17 GND	M Phase Change XR5E[7]
$\overline{J3-20}$ GND	M Phase Change Count XR5E[6-0]
13.23 GND	
13.26 GND	Compensation Typical Settings
13.20 GND	H Compensation XR55[0]
13-32 GIND	V Compensation XR57[0]
13.35 GND n/c 5 NC	Fast Centering Disable XR57[7]
13.38 GND	H AutoCentering XR55[1]
J3-41 GND CNID	V AutoCentering XR57[1]
13 44 UND 19 VCC	H Centering XR56
T2 47 CIND VCC	V Centering XR59/58
33-47 GND 9 VSS VSS	
VDDCAEE (15V)	H Text Compression XR55[2]
	H AutoDoubling XR55[5]
+12V SAFE n/c	V Text Stretching XR57[2]
$\frac{\text{J3-2}}{\text{+12V SAPE}} \text{n/c}$	V Text Stretch Mode XR57[4-3]
VEESAFE (±12 to ±45) +32V	V Stretching XR57[5] V Stretching Mode XR57[6]
J3-3 VEESAFE (±12 to ±43) +32V 8 VEE	V Stretching Mode XR57[6] V Line Insertion Height XR59[3-0]
	V H/W Line Replication XR59[7]
	V Line Repl Height XR5A[3-0]
	TEIN ROPI HOIGHT (ANDAID-0]


65535 Interface - Sharp LM64C031 (640x480 Color STN LCD Panel)



DV 65525		Programming Rec	ommenda	tions	/ Requirements
DK65535 PCB	Sanyo	Parameter	Register	Value	Comment
Connector	LM-CK53-22NEZ	Panel Width	XR1C	4Fh	(640 / 8) – 1
ENIADEI	(LCM 5330)	Panel Height			480 – 1
Decerved	Panel	Panel Type	XR51[1-0]		
BI ANK#/IN	Connector	Clock Divide (CD)	XR50[6-4]		
M (ACDCLK)		Shiftelk Div (SD)	XR51[3]		
J3-1 CNID	M	Gray/Color Levels	XR4F[2-0]		
J3-6 OND		TFT Data Width	XR50[7]		
SHFCLK	( ) ( ) ( ) ( ) ( ) ( )	STN Pixel Packing	XR53[5-4]		
J3-13 GND	25 CL2	Frame Accel Ena	XR6F[1]		
J3-14 LP (HS)	(T)	O 4 46' NT:		ļ	
J3-10 CNID	27 CL1	Output Signal Timing Shift Clock Mask (SM)	VDETIET		
$\downarrow$ J3-9 FLM (VS)	30 FLM	LP Delay Disable	XR2F[6]	ļ	
J3-II CNID	JU PLIVI		XR2F/2D	· <u> </u>	
J3-12 GND		LP Delay (Heomp ena)	XR2F/2E		
PNL23		LP Pulse Width	XR2F[3-0]	ļ	
DNI 22		LP Polarity	XR54[6]	ļ	
73-48 PNL21 n/c		LP Blank	XR4F[7]		
73-46 PNL20 n/c		LP Active during V	XR51[7]		; (
PNL19 n/c		FLM Delay Disable	XR2F[7]	· <del>.</del>	÷
		FLM Delay	XR2C	·	:
PNL1/ n/c		FLM Polarity	XR54[7]	÷	
13-40 PNL16 n/c		Blank#/DE Polarity	XR54[0]		<u>.</u>
		Blank#/DE H-Only	XR54[1]		 :
J3-37 PNL15 (R6)		Blank#/DE CRT/FP	XR51[2]		
12 26 PINL14 (DJ)	$\frac{13}{23}$ UD0				·
73 24 PNL13 (G3)	14 LD1	Alt Hsync Start (CR04)	XR19		: :
12 22 PINLIZ (NJ)	22 UD1	Alt Hsync End (CR05)	XR1A		
12 21 PNL11 (B4)	13 LD2	Alt H Total (CR00)	XR1B		
12.20 PNLIU (04)	21 UD2	Alt V Total (CR06)	XR65/64		
12 29 PINLY (N4)	12 LD3	Alt Vsync Start (CR10)		,	
$\overline{\text{J3-28}}$ PNL8 (B3)	20 UD3	Alt Vsync End (CR11)	XR67[3-0]	<u> </u>	
		Alt Hsync Polarity	XR55[6]		
J3-25 PNL7 (G3)		Alt Vsync Polarity	XR55[7]		
12 24 PNLO (K3)	19 UD4	Display Quality Recomi	nendations		
13 22 PNL5 (BZ)		FRC	XR50[1-0]	ı <del> </del>	
PNL4 (G2)	18 UD5	FRC Option 1	XR53[2]	<b>!</b>	 !
F2 10 PNL3 (R2)	9 LD6	FRC Option 2	XR53[3]	-	
12 19 PNL2 (B1)	17 UD6	FRC Option 3	XR53[6]		<u> </u>
12 16 PNL1 (UI)		FRC Polynomial	XR6E[7-0]	i:	
J3-10 PNL0 (R1)		Dither	XR50[3-2		
CNID		272722			ļ
J3-17 GND GND		M Phase Change	XR5E[7]		<u> </u>
J3-20 GND GND		M Phase Change Count	XK2E[6-0	ļ	
J3-23 CNID		Compensation Typical	Settings		
J3-26 GND GND	n/c — 1 NC	H Compensation	XR55[0]	†	
J3-29 CNID		V Compensation	XR57[0]		
J3-32 GNID					ļ
J3-33 GND		Fast Centering Disable	XR57[7]		
J3-30 GND	26 VSS	H AutoCentering	XR55[1]		
J3-41 GND	24 VSS	V AutoCentering	XR57[1]		÷
J3-44 CND	C C C C C C C C C C C C C C C C C C C	H Centering	XR56		<u></u>
J3-4/ CNID	6 GND	V Centering	XR59/58		
<u>J3-50</u>	5 GND	H Text Compression	XR55[2]	·	
VDDSAFE (+5V)	7 1700	H AutoDoubling	XR55[5]		
J3-1 VDD3ATE(+5 V)	$ \begin{array}{c} 7 \\ \hline 28 \end{array} $ VDD DISP	V Text Stretching	XR57[2]		
. 1017 G A TT	$\sim$ 28 DISP	V Text Stretch Mode	XR57[4-3	] :	
J3-2 +12V SAFE	$\overline{}$ vo	V Stretching	XR57[5]	:	
<del></del>		V Stretching Mode	XR57[6]	1	
VEESAFE (±12 to ±4)	$\frac{5)}{4}$ VEE	V Line Insertion Height	XR59[3-0	]	
J3-3 VEESAPE (112 to 14.	$\frac{4}{3}$ VEE VEE	V H/W Line Replication			
	U J VEE	V Line Repl Height	XR5A[3-0	1	


65535 Interface - Sanyo LM-CK53-22NEZ (LCM 5330) (640x480 Color STN LCD Panel)





65535 Interface - Sanyo LCM5327-24NAK (640x480 Color STN LCD Panel)






65535 Interface - Kyocera KCL6448 (640x480 Color STN-DD LCD Panel)



DK65535	Programming Recommendations / Requirements
PCB	Parameter Register Value Comment
Connector	Panel Width XR1C 4Fh (640 / 8) - 1
ENARKI	Panel Height XR65/68 1DFh 480 - 1
J3-5 Pecenyed	Panel Type XR51[1-0]
$\rightarrow$ BLANK#/DE $n_0$	Clock Divide (CD) XR50[6-4]
J3-8 M (ACDCLK) n/c Hitachi LMG9720XUFC	
J3-7 GND Panel	Gray/Color Levels XR4F[2-0]
Connector	TFT Data Width XR50[7]
J3-13 SHFCLK 3 CL2	STN Pixel Packing XR53[5-4] Frame Accel Ena XR6F[1]
Ta 14 GND	Frame Accer raia Artor [1]
13 10 LP (HS) 2 CL1	Output Signal Timing
J3-9 GIND	Shift Clock Mask (SM) XR51[5]
J3-11 FLM (VS) 1 FLM	
J3-12 GIVD	LP Delay (Hcomp disa) XR2F/2D
PNL23 P/c	LP Delay (Heomp ena) XR2F/2E
13-49 PNI 22	LP Pulse Width XR2F[3-0]
J3-48 PNI 21	LP Polarity XR54[6] LP Blank XR4F[7]
13-40 PNI 20	LP Blank AR4F[7] LP Active during V XR51[7]
13-43 PNI 10	FLM Delay Disable XR2F[7]
13.43 PNL18	FLM Delay XR2C
13 40 PNL17 - n/c	FLM Polarity XR54[7]
$J_{3-39}$ PNL16 $n/c$	Blank#/DE Polarity XR54[0]
	Blank#/DE H-Only XR54[1]
J3-37 PNL 14 n/c	Blank#/DE CRT/FP XR51[2]
$\overline{)3-36}$ PNL 12 n/c	Alt Hsync Start (CR04) XR19
13-34 PNL13 n/c N/c PNL12	Alt Hsync End (CR05) XR1A
J3-33 DNI 11	Alt H Total (CR00) XR1B
J3-31 PNI 10	Alt V Total (CR06) XR65/64
J3-30 PNI 9	Alt Vsync Start (CR10) XR65/66
J3-28 DNI 8	Alt Vsync End (CR11) XR67[3-0]
J3-27 PINL8 n/c	Alt Hsync Polarity XR55[6]
J3-25 PNL7 12 LDC	Alt Vsync Polarity XR55[7]
13 24 PNL6	
PNL5 14 1 D	
12 21 PNL4 15 I D	FRC Option 1 XR53[2]
12 10 PNL3	
$\overline{\text{J3-18}}$ PNL2 9 UD	FRC Option 3 XR53[6]
J3-16 PNL 0 UD	FRC Polynomial XR6E[7-0]
<u>J3-15</u> PNLU 11 UD	3 Dither XR50[3-2]
GND GND	M Phase Change XR5E[7]
J3-1/ GND	M Phase Change Count XR5E[6-0]
J3-20 GNID	
13-23 GND 13-26 GND	Compensation Typical Settings
13.20 GND	H Compensation XR55[0]
12 22 UND	V Compensation XR57[0]
13 35 UND	Fast Centering Disable XR57[7]
13.38 UND	H AutoCentering XR55[1]
13-41 GND GND	V AutoCentering XR57[1]
13-44 CND	H Centering XR56
J3-4/ GND	V Centering XR59/58
$\boxed{13-50}  \boxed{6}  \text{VS}$	H Text Compression XR55[2]
$\begin{array}{c} & & \text{VDDSAFE} (+5\text{V}) \\ \hline \end{array} \qquad \begin{array}{c} & & \text{5} \\ \end{array} \text{VD}$	H AutoDoubling XR55[5]
$\downarrow \searrow 4$ DIS	SPOFF# V Text Stretching XR57[2]
$\frac{13-2}{\text{J3-2}} + 12 \text{V SAFE} - \text{n/c}$	V Text Stretch Mode XR5/[4-3]
	V Stretching XR57[5]
	V Stretching Mode XR57[6]
	V Line Insertion Height (AK39[3-0])
	V H/W Line Replication XR59[7] V Line Repl Height XR5A[3-0]
	v Line Kepi Height : AKJA[3-0]

65535 Interface - Hitachi LMG9720XUFC (640x480 Color STN-DD LCD Panel)






65535 Interface - Sharp LM64C08P (640x480 Color STN-DD LCD Panel)



DK65535		Programming Reco		tions/Requirements
PCB	Sanyo LCM-5331-22NTK	Parameter Parameter		Value Comment
Connector	Panel	Panel Width	XR1C	4Fh (640 / 8) - 1
- ENIADII	Single Dual	Panel Height		1DFh 480 - 1
Deserved 140	Connector Connector	Panel Type	XR51[1-0]	
BLANK#/DE n/c	(Panel Spec) (Prototypes)	Clock Divide (CD)	XR50[6-4]	
M (ACDCLK)	· · · · · · · · · · · · · · · · · · ·	Shiftclk Div (SD)	XR51[3]	
J3-7 CND	——————————————————————————————————————	Gray/Color Levels	XR4F[2-0]	
<u>J3-6</u> <u>GND</u>		TFT Data Width	XR50[7]	
SHFCLK		STN Pixel Packing	XR53[5-4]	
J3-13 GND	$\begin{array}{c c} -\left(\begin{array}{c}25\\26\end{array}\right) - \left(\begin{array}{c}CN1-6\\CN1-7\end{array}\right) CL2$	Frame Accel Ena	XR6F[1]	
J3-14 J D (HS)				
J3-10 GND		Output Signal Timing Shift Clock Mask (SM)	VDC1[5]	
FLM (VS)		LP Delay Disable	XR2F[6]	
$\begin{array}{c c} J3-11 & GND \\ \hline \end{array}$			XR2F/2D	
<u>J3-12</u> <u>GND</u>		LP Delay (Heomp ena)	XR2F/2E	
13-49 PNL23 n/c			XR2F[3-0]	
DNII 22		LP Polarity	XR54[6]	
J3-48 DNI 21		LP Blank	XR4F[7]	
PNL20 n/c			XR51[7]	
73-43 PNL19 n/c		FLM Delay Disable	XR2F[7]	
J3-43 DNI 18		FLM Delay Disable	XR2C	
73-42 PNL17 P/c		FLM Polarity	XR54[7]	I
J3-40 DNI 16		Blank#/DE Polarity	XR54[7]	
13-39 PNETO n/c		Blank#/DE H-Only	XR54[0]	
PNL15_	-( 15 )-( CN2-16 ) LD0		XR51[2]	
J3-37 DNI 14	$\begin{array}{c c} \hline  & 13 & CN2-10 \\ \hline  & 14 & CN2-17 & LD1 \end{array}$		:	
J3-30 DNI 13	$\begin{array}{c c}  & 14 & CN2-17 & LD1 \\ \hline  & 13 & CN2-18 & LD2 \end{array}$	Alt Hsync Start (CR04)	XR19	
13-34 PNL12	$\begin{array}{c c} \hline  & 13 & CN2-18 \\ \hline  & 12 & CN2-19 & LD3 \end{array}$	Alt Hsync End (CR05)	XR1A	
73-33 PNL11	$\begin{array}{c c} \hline  & 12 & CN2-19 & LD3 \\ \hline  & 23 & CN1-8 & UD0 \end{array}$	Alt H Total (CR00)	XR1B	
J3-31 PNL11 PNL10	$\begin{array}{c c} \hline  & 23 & \hline  & CN1-8 & DD0 \\ \hline  & 22 & \hline  & CN1-9 & UD1 \end{array}$	Alt V Total (CR06)	XR65/64	
J3-30 DNI Q	$\begin{array}{c c} \hline 21 & \hline CN1-10 & UD2 \end{array}$	Alt Vsync Start (CR10)	XR65/66	
73-28 PNL8	20 $CN1-10$ $UD3$	Alt Vsync End (CK11)	XR67[3-0]	
J3-27 TNE6	20 CIVI-II) 0D3	Alt Hsync Polarity	XR55[6]	
PNL7	-( 11 )-( CN2-20 ) LD4	Alt Varma Dalamitu	XR55[7]	
J3-25 PNL6 J3-24 PNL6	$\begin{array}{c c} \hline  & CN2-20 \\ \hline  & CN2-21 \\ \hline  & LD5 \\ \hline \end{array}$			
	$\begin{array}{c c} \hline  & CN2-21 \\ \hline  & CN2-22 \\ \hline  & LD6 \end{array}$	Display Quality Recomm		
J3-22 PNL4	-\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		XR50[1-0]	
73-21 PNL3	- 19 - CN1-12 UD4		XR53[2]	
73-19 PNL2	-\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		XR53[3]	
J3-18 PNL1	$\begin{array}{c c} \hline  & 18 & CN1-13 & OD3 \\ \hline  & 17 & CN1-14 & UD6 \end{array}$	I IC Option 5	XR53[6]	
PNI ()	$\begin{array}{c c} \hline  & CN1-15 \\ \hline  & CN1-15 \\ \hline \end{array}$ UD7	1.100 101/101111	XR6E[7-0]	
<u>J3-15</u>	10 C111-13 OD	Dither	XR50[3-2]	
J3-17 GND		M Phase Change	XR5E[7]	
TO 20 GND		M Phase Change Count	XR5E[6-0]	
12 22 GND			:	
13-26 GND		Compensation Typical	Settings	
13 20 GND		H Compensation	XR55[0]	
n/c -	— 1 NC	V Compensation	XR57[0]	
12 25 GND	<u> </u>	Fast Centering Disable	XR57[7]	
J3-38 GND	— 28 DISPOFF#	H AutoCentering	XR55[1]	
<b></b> ( ,   \lambda   \l	La Disroit#	V AutoCentering	XR57[1]	
J3-41 GND GND		H Centering	XR56	1
	- 6 - CN2-26 VSS	V Centering	XR59/58	
J3-47 GND GND	$ \frac{0}{5}$ $ \frac{CN2-25}{CN2-25}$ $\frac{1}{VSS}$			
	<u> </u>	H Text Compression	XR55[2]	
VDDSAFE (+5V)	7 CN2-24 VDI	H AutoDoubling	XR55[5]	
<u> </u>		V Text Stretching	XR57[2]	
VEESAFE +30\	(CN2-27) VEE	V Text Stretch Mode	XR57[4-3]	
$\frac{13-3}{(\pm 12 \text{ to } \pm 45)}$	$\begin{array}{c c} \hline & 3 & CN2-27 \\ \hline & 4 & CN2-28 & VEB \end{array}$	V Stretching	XR57[5]	
(=== <del>== == /</del>	4 CIV2-20 VEE	V Stretching Mode	XR57[6]	
+12V SAFE	-( 2 )-( CN2-29 ) VO	V Line Insertion Height	XR59[3-0]	
J3-2 +12 V SALE	CIN2-29) VO	V H/W Line Replication	XR59[7]	
		V Line Repl Height	XR5A[3-0]	


65535 Interface - Sanyo LCM-5331-22NTK (640x480 Color STN-DD LCD Panel)





65535 Interface - Hitachi LMG9721XUFC (640x480 Color STN-DD LCD Panel)





<b>Programming Rec</b>		tions	/ Requirement
Parameter	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) <del>-</del> 1
Panel Height	XR65/68	1DFh	(640 / 8) – 1 480 – 1
Panel Type	XR51[1-0]	1	
Clock Divide (CD)	XR50[6-4]		
Shiftelk Div (SD)	XR51[3]		
Gray/Color Levels	XR4F[2-0]	ļ	
TFT Data Width	XR50[7]		
STN Pixel Packing	XR53[5-4]		
Frame Accel Ena	XR6F[1]		
Fiante Accel Ena	AKOF[1]		• • • • • • • • • • • • • • • • • • • •
Output Signal Timing			
Shift Clock Mask (SM)	XR51[5]		
LP Delay Disable	XR2F[6]		
P Delay (Hoomp disa)	XR2F/2D		
LP Delay (Hcomp ena) LP Pulse Width	XR2F/2E		
D Pulse Width	XR2F[3-0]		
LP Polarity	XR54[6]		
	VD4C(7)		
LP Blank	XR4F[7]		
LP Active during V	XR51[7]		
FLM Delay Disable	XR2F[7]		
FLM Delay	XR2C		
FLM Polarity	XR54[7]		••••
Blank#/DE Polarity	XR54[0]		
Blank#/DE H-Only	XR54[1]		
Blank#/DE CRT/FP	XR51[2]		
Alt Hsync Start (CR04)	XR19		
Alt Hsync End (CR05)	XR1A		
Alt H Total (CR00)	XR1B		
Alt V Total (CR06)	XR65/64		
Alt Vsync Start (CR10)	XR65/66		
Alt Vsync End (CR11)	XR67[3-0]		
Alt Hsync Polarity	XR55[6]		
Alt Vsync Polarity	XR55[7]		
Display Quality Recomm			
FRC	XR50[1-0]		
FRC Option 1 FRC Option 2	XR53[2]		
FRC Option 2	XR53[3]		
FRC Option 3	XR53[6]		
FRC Option 3 FRC Polynomial	XR6E[7-0]		
Dither	XR50[3-2]		
*****************			
M Phase Change	XR5E[7]		
M Phase Change Count	XR5E[6-0]		
Compensation Tunical	Sattinge		
Compensation Typical			
H Compensation	XR55[0]		
V Compensation	XR57[0]		
Fast Centering Disable	XR57[7]		
H AutoCentering	XR55[1]		
V AutoCentering	XR57[1]		
· Centering	XR56		
H Centering	XR59/58		
V Centering	VLYSO		
H Text Compression	XR55[2]		
H AutoDoubling	XR55[5]		***************************************
V Text Stretching	XR57[2]		
V Text Stretch Mode	XR57[2]		
V Stretching	XR57[5]		
V Stretching Mode	XR57[6]		
V Line Insertion Height	XR59[3-0]		
V H/W Line Replication	XR59[7]		
V Line Repl Height	XR5A[3-0]		

65535 Interface - Toshiba TLX-8062S-C3X (640x480 Color STN-DD LCD Panel)



Programming Recommendations / Requirer   Parameter   Register   Value   Comment   Value   Value   Value   Comment   Value	
Date   Frame   Content	
13-4   Reserved   n/c	
Shiftclk Div (SD)   XR50[6-4]   Shiftclk Div (SD)   XR50[6-4]   XR50[7]   XR50[6-4]   XR50[7]	
13-7   M (ACDCLK)   11/C   Optrex DMF-50351NC-FW   Shiftclk Div (SD)   XR51[3]   Gray/Color Levels   XR4F[2-0]   TFT Data Width   XR50[7]   STN Pixel Packing   XR53[5-4]   Frame Accel Ena   XR6F[1]   Connector   CN1-3   CP   CN1-3   CN1-3   CP   CN1-3   CP   CN1-3   CP   CN1-	
Panel   Gray/Color Levels   XR4F[2-0]     J3-6	
J3-6 Connector TFT Data Width XR50[7]  J3-13 SHFCLK CN1-3 CP STN Pixel Packing XR53[5-4]  Frame Accel Ena XR6F[1]	
J3-13 SHFCLK STN Pixel Packing XR53[5-4] Frame Accel Ena XR6F[1]	
13-14 GND CN1-3 CP Frame Accel Ena XR6F(1)	
TO 10 LP (HS)	
GND CN1-2 LP Quitout Signal Timing	
Shift Clock Mask (SM) XR51[5]	
J3-11 GND CN1-1 FLM LP Delay Disable XR2F[6]	
Li Delay (recomp disa) AR2F/2D	
IP Delay (Heomp ena) XR2F/2E	
12 49 PNL22	
I3 46 PNL21 P/C	
13.45 PNL20 p/c	
PNL19 n/c	
PNL18 P/c	
II do PNLI7	
J3-39 PNL16 IIC   FLM Polarity   XR54[7]   Blank#/DE Polarity   XR54[0]	
Rlank#/DF H.Only YPS/(11)	
13-37 DNI 14 CN2- DL0 Blank#/DE CRT/FP XR51[2]	
J3-36 PNI 13 CN2- DL1	
PNL12 CN2- DL2 Alt Hsylic Statt (CR04) ART9	
PNL11 CN2- DL3 All Higher End (CROS) ARTA	
J3-31 PNI 10 CNI-8 DUO (ARTI Iolai (CROO) ARTIS	
93-30 PNI 9 CNI-9 DUI PAI V TOTAL (CROO) AR03/04	
PNIX	
Alt Heyne Polarity VD55[6]	
Alt Vsync Polarity YP55[7]	
PNLO	
13-22 PNL5 Display Quality Recommendations	
72 01 PNL4   XR30H-0H	
I3.19 PNL3 PNL4 PRC Option 1 XR53[2]	
J3-18	
DNI 0 CNI-14 DU6 FRC Polynomial YP6F17 01	
<u>J3-15</u> DU7 Dither XR50[3-2]	
M Phase Change XR5E[7]	
M Phase Change Count : XR5E[6-0]:	
13-23 CND	
J3-26 GND Compensation Typical Settings H Compensation XR55[0]	
V Compensation XR57[0]	
13.35 GND	
13.38 GND	
13.41 GND AX35[1]	
GND Van	
13.47 GND Vec Vec	
CN1-6 ) VSS	
H Text Compression XR55[2]	
CINI-5 ) VCC [MIOSIS]	
CN1-4 DISPOFF#   V Text Stretching XR57[2]	
J3-2   V Text Stretch Mode   XR57[4-3]	
VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +??V (CN1.7) VEESAFE (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45) +?V (±12 to ±45)	
( ))-) / ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	
V Line Repl Height XR5A[3-0]	

65535 Interface - Optrex DMF-50351NC-FW (640x480 Color STN-DD LCD Panel)



# PAGE(S) INTENTIONALLY BLANK



# **Electrical Specifications**

#### 65535 ABSOLUTE MAXIMUM CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
$P_{D}$	Power Dissipation	-	_	1	W
$v_{cc}$	Supply Voltage	-0.5	-	7.0	V
$V_{I}$	Input Voltage	0.5	_	V _{CC} +0.5	V
$v_{o}$	Output Voltage	-0.5	-	V _{CC} +0.5	V
T _{OP}	Operating Temperature (Ambient)	-25	_	85	°C
$T_{STG}$	Storage Temperature	-40	_	125	°C

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

## 65535 NORMAL OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
$V_{CC}$	Supply Voltage (5V $\pm$ 10%)	4.5	5	5.5	V
V _{CC}	Supply Voltage (3.3V ± 10%)	3	3.3	3.6	V
T _A	Ambient Temperature	0	_	70	°C
$T_{C}$	Case Temperature	0	_	100	°C

#### 65535 DAC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Tvp	Max	Units
$v_{o}$	Output Voltage	Io ≤ 10 mA	1.5	-	_	V
I _O	Output Current Vo	$0 \le 1 \text{ W } @ 37.5 \Omega \text{ Load}$	21	-	-	mA
	Full Scale Error		. —	<u> </u>	±5	%
	DAC to DAC Correlation			1.27	_	%
	DAC Linearity		±2	_	_	LSB
	Full Scale Settling Time			_	28	nS
	Rise Time	10% to 90%		-	6	nS
	Glitch Energy		_	_	200	pVsec
	Comparator Sensitivity		_	50	_	mV



## 65535 DC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
I _{CCDE}	Power Supply Current	0°C, 5.5V, 65 MHz MCLK, DAC Enabled	_	120	200	mA
I _{CCDO}	Power Supply Current	0°C, 5.5V, 65 MHz MCLK, DAC Disabled		70	150	mA
I _{CCDO}	Power Supply Current	0°C, 3.3V, 56 MHz MCLK, DAC Disabled	-	50	130	mA
I _{CCS}	Power Supply Current	0°C, 5.5V, Standby - Slow Refresh			1	mΑ
In	Input Leakage Current		-100	-	+100	uA
$I_{OZ}$	Output Leakage Current	High Impedance	-100		+100	uА
V _{IL}	Input Low Voltage	All input pins	-0.5	_	0.8	V
V _{IH}	Input High Voltage	All input pins except clocks	2.0	_	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	Under max load per table below (5V)	-	_	0.5	V
V _{OL}	Output Low Voltage	Under max load per table below (3.3V)	_	_	0.5	V
V _{OH}	Output High Voltage	Under max load per table below (5V)	V _{CC} -0.5	_	-	V
V _{OH}	Output High Voltage	Under max load per table below (3.3V)	2.4	-	-	V

#### 65535 DC DRIVE CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Output Pins	DC Test Conditions	Min	Units
I _{OL}	Output Low Drive	HSYNC, VSYNC, BS16#, LDEV#, LRDY#	$V_{OUT} = V_{OL}$ , $V_{CC} = 4.5V$	12	mA
		FLM, LP, M	V _{OUT} =V _{OL} , V _{CC} =4.5V	8	mΑ
		OEL#, 0EH#, ENAVEE, ENAVDD	$V_{OUT} = V_{OL}$ , $V_{CC} = 4.5 V$	8	mΑ
		P0-17, PCLK, SHFCLK, D0-15	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	8	mA
		RASA#, CASAH#, CASAL#, WEA#, MBD0-15	$V_{OUT} = V_{OL}$ , $V_{CC} = 4.5V$	4	mΑ
		RASB#, CASBH#, CASBL#, WEB#, AA9-0	$V_{OUT} = V_{OL}$ , $V_{CC} = 4.5 V$	4	mA
		All Other Outputs	$V_{OUT} = V_{OL}$ , $V_{CC} = 4.5 V$	2	mΑ
I _{OH}	Output High Drive	HSYNC, VSYNC, BS16#, LDEV#, LRDY#	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	12	mA
••••••		FLM, LP, M	V _{OUT} =V _{OL} , V _{CC} =4.5V	8	mΑ
.,		OEL#, OEH#, ENAVEE, ENAVDD	V _{OUT} =V _{OH} , V _{CC} =4.5V	8	mΑ
		P0-17, PCLK, SHFCLK, D0-15	$V_{OUT} = V_{OH}$ , $V_{CC} = 4.5V$	8	mΑ
		RASA#, CASAH#, CASAL#, WEA#, MBD0-15	V _{OUT} =V _{OH} , V _{CC} =4.5V	4	mA
		RASB#, CASBH#, CASBL#, WEB#, AA9-0	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	4	mA
		All Other Outputs	V _{OUT} =V _{OH} , V _{CC} =4.5V	2	mA

#### 65535 AC TEST CONDITIONS

(Under Normal Operating Conditions Unless Noted Otherwise)


	Output	Output	Capacitive
Output Pins	Low Voltage	High Voltage	Load
D0-15, RDY, IRQ, ZWS#, BS16#, HSYNC, VSYNC	$V_{OL}$	2.4V	85pF
P0-7, PCLK, SHFCLK, ENAVEE#, ENAVDD#, FLM, LP, M	$V_{OL}$	2.4V	85pF
All Other 4mA Output Pads	$V_{OL}$	2.4V	85pF
All Other 2mA Output Pads	V _{OL}	2.4V	40pF

Note: STNDBY# power measurement was taken using Slow Refresh DRAMs with a 32 KHz clock input.



## 65535 AC TIMING CHRACTERISTICS - CLOCK GENERATOR

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _C	VCLK Period, (5V)	68 MHz	14.7	_	-	nS
T _C	VCLK Period, (3.3V)	56 MHz	17.6	_	-	nS
T _{CH}	VCLK High Time		0.45T _C		0.55T _C	nS
T _{CL}	VCLK Low Time		0.45T _C	-	0.55T _C	nS
T _M	MCLK Period (5V)	68 MHz	14.7	-	_	nS
$T_{\mathbf{M}}$	MCLK Period (3.3V)	56 MHz	17.6	_	_	nS
T _{MH}	MCLK High Time		0.45T _M	_	0.55T _M	nS
$T_{ML}$	MCLK Low Time		0.45T _M	-	0.55T _M	nS
$T_{RF}$	Clock Rise / Fall		-	-	5	nS
-	MCLK Frequency for	100 ns DRAMs ( <b>5V</b> )	_	50.350	_	MHz
<del></del>	MCLK Frequency for	80 ns DRAMs (5V)	-	56.644	_	MHz
_	MCLK Frequency for	70 ns DRAMs ( <b>5V</b> )	_	65	-	MHz






#### 65535 AC TIMING CHARACTERISTICS - RESET

Symbol	Parameter	Notes	Min	Max	Units
T _{IPR}	Reset Active Time from Power Stable	See Note 1	5	<u> </u>	mS
T _{RES}	Reset Active Time with Power Stable	See Note 2	2	-	mS
T _{RSF}	Reset Fall Time	Reset rise time is non-critical	_	20	nS
T _{RSO}	Reset Active to Output Float Delay		_	40	nS
T _{CSU}	Configuration Setup Time	See Note 3	20	_	nS
T _{CHD}	Configuration Hold Time		5		nS


- Note 1: This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.
- Note 2: This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.
- Note 3: Setup time to latch the state of the configuration bits reliably into XR01 and XR6C is specified by this parameter. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). It is therefore recommended that configuration bit setup time be TRES (2mS) to insure that the chip is in a completely stable state when RESET goes inactive.






# 65535 AC TIMING CHARACTERISTICS - LOCAL BUS CLOCK (33 MHz)

Symbol	Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parame	Notes	C _L Max	Min	Max	Units
T _{LCP}	Local Bus Clock Period (33MHz)	0.1% stability at 2.0V / 0.8V	50pF	30	30	nS
T _{LCH}	Local Bus Clock High Time		50pF	12	_	nS
T _{LCL}	Local Bus Clock Low Time		50pF	12	_	nS
T _{LCR}	Local Bus Clock Rise Time		50pF	_	3	nS
T _{LCF}	Local Bus Clock Fall Time		50pF		3	nS
<del></del>	Local Bus Clock Slew Rate		-	1	4	V/nS
T _{CRS}	CPU Reset Setup Time to Local Bus Clock	For 2x Clock Sync	50pF	2	-	nS
T _{CRH}	CPU Reset Hold Time from Local Bus Clock	For 2x Clock Sync	50pF	5	_	nS








# 65535 AC TIMING CHARACTERISTICS - LOCAL BUS INPUT SETUP & HOLD (33 MHz)


Symbol	Parameter	Notes	C _L Max	Min	Max	Units
T _{ADS}	Setup Time - A2-31,BEn#,M/IO#,W/R#		125pF	7	-	nS
T _{ASS}	Setup Time - ADS#		125pF	7	-	nS
$T_{DRS}$	Setup Time - D0-31 Read		125pF	5	_	nS
T _{DWS}	Setup Time - D0-31 Write		125pF	7	-	nS
T _{BSS}	Setup Time - BS16#		100pF	7	-	nS
$T_{RDS}$	Setup Time - LRDY#		100pF	5	_	nS
$T_{RYS}$	Setup Time - LRDY# tied to RDYRTN#		175pF	5	-	nS
T _{RRS}	Setup Time - RDYRTN#		100pF	5	<u> </u>	nS
T _{ADH}	Hold Time - A2-31,BEn#,M/IO#,W/R#		125pF	2	_	nS
T _{ASH}	Hold Time - ADS#		125pF	2	_	nS
$T_{DAH}$	Hold Time - D0-31		125pF	2	<del>-</del>	nS
T _{BSH}	Hold Time - BS16#		100pF	2	-	nS
	Hold Time - LRDY#		100pF	2	_	nS
T _{RYH}	Hold Time - LRDY# tied to RDYRTN#		175pF	2	_	nS
$T_{RRH}$	Hold Time - RDYRTN#		100pF	2	_	nS





# 65535 AC TIMING CHARACTERISTICS - LOCAL BUS OUTPUT VALID (33 MHz)

Symbol	Parameter	Notes	C _L Max	Min	Max	Units
T _{ADV}	Bus Clock to Output Valid - A2-31,BEn#,M/IO#,W/R#		125pF	3	18	nS
T _{ASV}	Bus Clock to Output Valid - ADS#		125pF	3	18	nS
T _{DAV}	Bus Clock to Output Valid - D0-31		125pF	3	18	nS
T _{BSV}	Bus Clock to Output Valid - BS16#		100pF	3	18	nS
T _{RDV}	Bus Clock to Output Valid - LRDY#		100pF	3	14	nS
T _{RYV}	Bus Clock to Output Valid - LRDY# (connected to RDYRTN#	)	175pF	3	17	nS




**Local Bus Output Valid Timing** 



# 65535 AC TIMING CHARACTERISTICS - LOCAL BUS FLOAT DELAY (33MHZ)


Symbol	Parameter	Notes	C _L Max	Min	Max	Units
T _{ADF}	Float Delay - A2-31, BEn#, M/IO#, W/R#		125pF		20	nS
T _{ASF}	Float Delay - ADS#		125pF	_	20	nS
$T_{DAF}$	Float Delay - D0-31		125pF	_	20	nS
T _{BSF}	Float Delay - BS16#	Driven high before floating	100pF		30	nS
$T_{RDF}$	Float Delay - LRDY#	Driven high before floating	100pF	_	30	nS
	Float Delay - LRDY# connected to RDYRTN#		175pF	_	30	nS





## 65535 AC TIMING CHARACTERISTICS - ISA BUS

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CPW}	Command Strobe Pulse Width		6Tm	-	_	nS
T _{CHR}	Command Strobe Hold from Ready		0	_	-	nS
T _{NXT}	Command Strobe Inactive to Next Strobe		3Tm	_	-	nS
T _{ALE}	Address Setup to ALE Inactive		29	_	<u> </u>	nS
T _{ASC}	Address Setup to Command Strobe		30		-	nS
T _{ICS}	Address to IOCS16# & MEMCS16# Delay		_	<u> </u>	2Tm	nS
T _{RSR}	Read Data Setup to Ready	Mem Accesses Only	25	<u> </u>	-	nS
T _{RPW}	RDY Pulse Width	Mem Accesses Only	0	-	100Tm	nS
TAHC	Address Hold to Command Strobe		20	_	_	nS
$T_{RDH}$	Read Data Hold from Command Strobe		10	_	-	nS
$T_{RDZ}$	Read Data Tri-Stated from Command Strobe		_	-	30	nS
$T_{WDD}$	Write Data Delay from Command Strobe		_	-	20	nS
$T_{WDH}$	Write Data Hold from Command Strobe		10	_	_	nS
$T_{RLC}$	RDY Low Delay from Command Strobe (+5V)	Mem Accesses Only	<del>-</del>	<u> </u>	40	nS
$T_{RLC}$	RDY Low Delay from Command Strobe (+3.3V)	Mem Accesses Only	_		55	nS






# 65535 AC TIMING CHARACTERISTICS - DRAM READ / WRITE


Symbol	Parameter	Notes	Min	Max	Units
T _{RC}	Read/Write Cycle Time		12Tm - 5	-	nS
T _{RAS}	RAS# Pulse Width		8Tm – 5	_	nS
T _{RP}	RAS# Precharge		4Tm – 3	_	nS
T _{CRP}	CAS# to RAS# Precharge		4Tm – 5	_	nS
T _{CSH}	CAS# Hold from RAS#		5Tm – 2	_	nS
T _{RCD}	RAS# to CAS# Delay		3Tm - 5	_	nS
T _{RSH}	RAS# Hold from CAS#		2Tm - 5	_	nS
T _{CP}	CAS# Precharge		Tm – 5	-	nS
T _{CAS}	CAS# Pulse Width		2Tm - 5	_	nS
T _{ASR}	Row Address Setup to RAS#		Tm - 5	_	nS
T _{ASC}	Column Address Setup to CAS#		2Tm - 8	_	nS
T _{RAH}	Row Address Hold from RAS#		Tm – 2	_	nS
T _{CAH}	Column Address Hold from CAS#		Tm – 2	_	nS
T _{CAC}	Data Access Time from CAS#	XR05[2-1]=0 (3MCLK CAS Cycle)	-	2Tm - 5	nS
•••••		XR05[2-1]=1 (4MCLK CAS Cycle)	-	3Tm - 5	nS
T _{RAC}	Data Access Time from RAS#	XR05[2-1]=0 (3MCLK CAS Cycle)	_	5Tm – 2	nS
•••••		XR05[2-1]=1 (4MCLK CAS Cycle)		6Tm – 2	nS
T _{DS}	Write Data Setup to CAS#		Tm - 5	_	nS
T _{DH}	Write Data Hold from CAS#		Tm – 5	_	nS
T _{PC}	CAS Cycle Time		3Tm – 1	_	nS
T _{ws}	WE# Setup to CAS#		1Tm – 5	-	nS
$T_{WP}$	WE# Hold from CAS#		2Tm - 5	_	nS





Note: The above diagram represents a typical page mode read cycle. The number of actual CAS cycles may vary.





DRAM Page Mode Write Cycle Timing

Note: The above diagram represents a typical page mode read cycle. The number of actual CAS cycles may vary.


Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 65MHz. Electrical specifications contained herein are preliminary and subject to change without notice.

Revision 2.0 220 65535




#### 65535 AC TIMING CHARACTERISTICS - REFRESH

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CHR}	RAS# to CAS# Delay	Tm = 15.4 @ 65 MHz	5Tm – 5	-	5Tm + 5	nS
T _{CSR}	CAS# to RAS# Delay		Tm – 5	_	Tm + 5	nS
T _{RAS}	RAS# Pulse Width	5Tm = 89 ns (56 MHz) or 77 ns (65 MHz)	5Tm – 5		5Tm + 5	nS



# 65535 AC TIMING CHARACTERISTICS - SELF REFRESH

Symbol	Parameter	Notes	Min	Typ	Max	Units
T _{RASS}	RAS# Pulse Width for Self-Refresh		100	_	_	μS
$T_{RP}$	RAS# Precharge		4Tm – 3		_	nS
$T_{RPC}$	RAS# to CAS# Delay		3Tm - 5	_	-	nS
T _{CHS}	CAS# Hold Time		0	_	_	nS
T _{CPN}	CAS# Precharge		Tm – 5	_	_	nS
$T_{RPS}$	RAS# Precharge for Self-Refresh		10Tm	<del>-</del>		nS




Note: Upon exiting self-refresh mode, the 65535 will perform a complete set of CBR refresh cycles before resuming normal DRAM activity. The duration of the burst refresh will equal the panel power sequencing delay, programmed in XR5B bits 7-4.



## 65535 AC TIMING CHARACTERISTICS - CRT OUTPUT

Symbol	Parameter		Min	Max	Units
T _{SYN}	HSYNC, VSYNC Delay from VCLK In (5.0V)	External Clock Option	_	50	nS
T _{SYN}	HSYNC, VSYNC Delay from VCLK In (3.3V)	External Clock Option	_	80	nS
T _{SD}	VCLK In to SHFCLK Delay (5.0V)	External Clock Option	-	30	nS
T _{SD}	VCLK In to SHFCLK Delay (3.3V)	External Clock Option	-	50	nS




CRT Output Signal Timing



## 65535 AC TIMING CHARACTERISTICS - PANEL OUTPUT

Symbol	Parameter	Min	Max	Units	
T _{DSU}	Panel Data Setup to SHFCLK	5	_	nS	
$T_{DH}$	Panel Data Hold to SHFCLK	10	_	nS	
$T_{DLY}$	Panel Data Delay from SHFCLK	10	_	nS	
$T_{L2S}$	SHFCLK Allowance Time from LP	Tc	_	nS	
$T_{S2L}$	LP Allowance Time from SHFCLK	Tc	_	nS	
$T_{FSU}$	FLM Setup Time	8 Tc	-	nS	
$T_{FSH}$	FLM Hold Time	8 Tc	_	nS	






# PAGE(S) INTENTIONALLY BLANK



# **Mechanical Specifications**



# **Mechanical Specifications**

57E D

